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1 Abstract
When connecting distributed power generation systems to the utility grid, a power con-
verter is normally placed between the main grid and the local micro-grid, at the point of
common coupling. In order to synchronize the converter to the utility grid voltages, a
synchronizing circuit is needed. A common way of doing this, is to use a phase-locked
loop (PLL). This circuit estimates a voltage reference angle which is fed to the control
system of the power converter. One of the simplest PLL designs is based on the grid volt-
age zero crossings. The drawback of this method is that no information about the grid
voltage conditions is available in the interval between the zero crossing. The design has
been implemented and successfully tested on a Field Programmable Gate Array (FPGA)
circuit connected to a power converter.
A more advanced way of designing a PLL is by using voltage vector control. The
method is more complex and time consuming. On the other hand, information about the
grid voltage condition is always available. The design fails to run properly if the grid
voltages are unbalanced or distorted. In order to improve the performance, a multi-variable
lter tuned at nominal grid frequency may be added. This solution has been implemented
on an FPGA circuit and successfully tested.
The multi-variable lter will cause an angle displacement if the grid frequency deviates
from its nominal value. The author proposes a method called Adaptive Signal Cancellation
(ASC), in order to make the PLL frequency independent. The method is based on a method
called Delayed Signal Cancellation (DSC) where the grid voltages are inputted and sym-
metric voltage components are outputted. Instead of delaying signals, the ASC is phase
shifting signals, obtaining approximately the same performance. In addition to providing
the control circuit with an estimated voltage reference angle, the circuit also outputs sig-
nals determining grid voltage conditions: voltage level, symmetry and frequency. These
signals can be used in an overhead control structure taking care of power management and
protection.
i
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DPC direct power control
DPGS distributed power generation system
EPS area electric power system
FFT Fast Fourier Transform
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FPGA eld-programmable gate array
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LF loop lter
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viii
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slg single-line-to-ground fault
MPP maximum power point
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PFD phase frequency detector
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4 Introduction
Due to climate challenges, such as global warming and increased CO2-emissions, there
might be a need for a considerable growth in power production based on new renewable
energy sources, like wind power, bio fuel, photovoltaic etc. One concept is to generate
electricity close to the customer, so-called distributed energy generation. Generating en-
ergy close to the load reduces the need of long distance power lines. Making a reliable
connection between renewable energy sources and the utility grid, may however be a chal-
lenge.
New renewable energy sources are often intermittent, e. g. solar panels, wind turbines
etc. These energy systems could be combined or connected to a local energy storage
system, in order to obtain a continuous power ow between the mains grid and the local
network. The latter is termed a micro-grid. The connection between these two energy
systems is called point of common coupling. A power converter located at this point will
yield a better control of the power ow between the mains and the micro-grid.
In order to control a converter at point of common coupling, the conditions of the
grid need to be supervised. First of all, the converter should be synchronized to the grid
voltages. Moreover, grid voltage disturbances should be detected, in order to disconnect
the circuit breaker at point of common coupling , if neccesary. Finally, it is important to
disconnect the circuit breaker if the main grid is to be de-energized. If distributed systems
feed energy into a disconnected part of the grid, an unintended island occurs.
A synchronizing circuit should provide control signals to the power converter, based on
grid voltage measurements. It would be benecial if the circuit also detects grid voltage
disturbances like voltage sags and swells, asymmetry, voltage harmonics and frequency
deviation. The signals could be utilized in a multi-function protection system for the
micro-grid. The synchronizing and detection circuit should also yield proper control sig-
nals to the converter during such disturbances.
A common solution for a synchronizing circuit is a phase-locked loop. In Chapter 9
a circuit based on a Field Programmable Gate Array is utilized. The chapter describes
the author's diploma work and subsequent work with this technology. Another solution is
described in Chapter 11, where the design is realized using a more complex design with
a lot of calculations. The method is well known, and is usually run on a computer, using
oating point calculations. The author has tested the method on a Field Programmable
Gate Array with xed point calculations and has obtained good results.
An alternative method, called Adaptive Signal Cancellation, is proposed in Chapter
12. Like the above mentioned approaches, the method utilizes a phase-locked loop. The
major advantages of the proposed method is that the circuit is very robust to grid volt-
age asymmetry and frequency deviations. The design is built and tested with satisfactory
results.
In the author's opinion the development of the Adaptive Signal Cancellation method is
his original achievement.
1
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5 New Renewable Energy Sources
This chapter focuses on the need for new reneable energy sources, due to climate chal-
lenges. Different kinds of renewable energy sources are considered, their operating mode
and stage of development.
5.1 Climate challenges
The situation today with increasing emission of carbon dioxide into the atmosphere, calls
for immediate measures to avoid an extensive rise in the average temperature of the at-
mosphere. The consequences are unpredictable, with a meltdown of the polar ice caps as a
quite possible scenario. In order to avoid such climate impacts, it is necessary to search for
alternatives to energy sources based on fossil fuels; i.e., oil; coal and natural gas. Accord-
ing to [1], the future global energy demand will continue to rise at an accelerating rate,
which can be seen from Fig. 5.1. The gure shows that energy production based on fossil
fuels will decrease, while energy demand will continue to rise. This calls for renewable
alternatives. [2] states that since 1971, each one percent increase in the gross world prod-
uct has yielded a 0.64 percent increase in energy consumption. The International Energy
Agency has created a scenario called "New Game", where the emission goals of the Kyoto
protocol are to be fullled [1]. The results of this scenario are presented in Fig. 5.2. In
this gure, nuclear power will play a signicant role, while oil and gas production will be
reduced to a minimum by 2020.
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Figure 5.1: Past and future energy demand.
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Figure 5.2: Energy production over the last decades and predicted future energy produc-
tion.
One must expect that developing countries will increase their energy consumption
quite signicantly in decades to come. [3] has made a study of the international energy
outlook in 2007, and Fig. 5.3 predicts that the developing countries will catch up with the
industrialized world in a few years to come.
Figure 5.3: Present and future energy consumption by region.
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5.2 New renewable energy sources
New renewable energy sources incorporate solar energy, bioenergy, wind energy, ocean
energy, geothermal energy, hydro energy, blue energy and energy from heat pumps. Solar
energy can be either thermal or electric, generated by various kinds of sunlight collector or
photovoltaic (PV) panel, respectively. Bioenergy is generated by burning biofuel, thereby
generating heat and/or electricity. This latter system generates combined heat and power
(CHP). Wind energy is generated by means of a wind turbine connected to a generator.
There are different kinds of new renewable ocean energy sources; ocean waves, thermal
ocean energy, tidal water and ocean currents. Geothermal energy is used for heating and/or
electrical generation. Small scale hydro energy is also considered as a new renewable en-
ergy source, even though large scale hydro power has been utilized for decades. Blue
energy is the energy retrieved from the difference in the salt concentration between sea-
water and river water with the use of ion specic membranes. Heat pumps transmit heat
from the surroundings into buildings, thereby indirectly utilizing the solar energy [4].
New renewable energy sources can be arranged into two categories; heat sources and
sources of electric power, as shown in Fig. 5.4. Only the electric power sources are
considered here. Some of them have a continuous power ow while others are intermittent.
Some are fully developed while others are still in early stages of development. Table
5.1 classies the different new renewable electric power sources, depending on operating
modes, stages of development and CHP capability. As can be seen from the table, some
sources are at initial stages, while others are fully developed. One also notices that energy
sources; like wind turbines, PV panels, tidal water turbines and ocean wave generators are
running in an intermittent operating mode. They need to be connected to the utility grid or
an energy storage device in order to supply a load with a continuous power ow.
Photo-
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Biofuel
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Wind
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Ocean
wave
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Geothermal
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Heat
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Figure 5.4: New renewable energy sources.
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Table 5.1: Properties of new renewable electric power sources
Energy source Operating mode Stage of development Combined heat and
power
Biofuel generator Continuous Working prototypes Yes
Tidal water turbine Intermittent Working prototypes No
Photovoltaic panels Intermittent Fully developed No
Geothermal power
plant
Continuous Fully developed Yes
Ocean wave gener-
ator
Intermittent Early stage of research No
Wind turbine Intermittent Fully developed No
Ocean current tur-
bine
Continuous Early stage of research No
Hydro turbine Continuous Fully developed No
Blue energy mem-
brane
Continuous Prototype testing No
The sizes of the energy sources are quite different. PV panels will normally generate
just a few kilowatts, while a geothermal power plant may generate hundreds of megawatts.
Wind turbines and hydro turbines span a wide range of sizes, even though a single wind
turbine has a rated power of a few megawatts, a large wind farm may yield hundreds of
megawatts. There is an extensive research on biofuel generators and tidal water turbines,
but these systems are still not manufactured in large numbers, so it is too early to predict
what the typical sizings will be. Blue energy and energy from ocean waves and currents
are still immature technologies.
6
6 Distributed Energy Sources
Distributed power generation is made by utilizing a variety of small energy sources close to
the customer. According to [5], Distributed Generation (DG) is dened as small, modular,
decentralized, grid-connected or off-grid energy systems located in or near the place where
energy is used.
6.1 Classical versus distributed generation
In a classical power generation system, huge power plants are located far away from the
customer. These plants generate vast amounts of electric power which is transferred to the
customers through long high voltage transmission lines. This is illustrated in Fig. 6.1.
Power
plant
Customer
Customer
Customer
Customer
Customer
Customer
Transmission
line
Distribution
network
Figure 6.1: Block diagram of a classical power generation system.
In a distributed power generation system, part of the energy demand is covered by
small-scale power generation close to the customer. The system is shown in Fig. 6.2. A
classical system has good stability. The solution has been used and optimized for decades.
The major drawback of this long distance power transmission is signicant power losses
through the very long transmission and distribution lines.
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Figure 6.2: Block diagram of a distributed power generation system.
By generating considerable parts of the power close to the customers, the losses are
signicantly reduced. In addition, heat losses may be used in a CHP system. A customer
with a distributed power generation system (DPGS), has the opportunity both to buy and
to sell electricity, depending on the ratio between production and consumption. In such a
system, the customer also has a backup source if voltage disturbances should occur at the
grid. Moreover, DG based on new renewable energy sources is environmentally friendly.
The major challenges of DG power penetration into the grid is system stability, unin-
tended islanding and personnel safety. Many of the DG sources are intermittent, and if
the DG power ow is uctuating, stability can be put at risk. If a part of the distribution
network (an island) is disconnected from the rest of the grid, all DG sources should be
disconnected, in order to de-energize the network. If DG sources continue to energize the
island, arcs might be sustained, and both grid voltage and frequency may exceed tolerance
limits. Automatic reclosure of circuit breakers between the energized island and the rest
of the grid may signicantly strain the equipment, since the phase sequence of the island
most likely will drift away from the strong grid. There will be a hazard of electric shock
for personnel maintaining the isolated network if it is unintentionally energized.
6.2 Point of Common Coupling
A DPGS will usually contain one or more power sources in combination with local load,
tied together on a so-called micro-grid. This micro-grid is connected to the main grid (area
electric power system - EPS) by a connection named Point of Common Coupling (PCC).
Fig. 6.3 shows an example on a wind turbine, a PV panel and a prioritized load connected
to a micro-grid. The rest of the load is unprioritized and is connected to the PCC by a
8
transformer. If a fault is detected on the area EPS; the circuit breaker opens and the micro-
grid operates in stand alone mode, thereby supplying the critical load, while the rest of
the load is subjected to the fault conditions. As soon as the voltage conditions on the area
EPS is restored and the micro-grid is synchronized to the area EPS, the circuit breaker is
reclosed, and the DPGS returns to normal operation.
G
Converter
Converter Converter
Converter
LoadLoad
PV panelWind
turbine
Circuit
breaker
Point of
common
coupling
(PCC)
Area electric power system
(EPS)
Microgrid
Figure 6.3: Microgrid with point of common coupling to the area electric power system.
Sometimes the local network might have several connections to the area EPS, and then
it can be difcult to dene an explicit PCC. Such a problem is beyond the parameters of
this thesis, so it will need to be researched separately.
6.3 Structure and size
There are several ways to congure a DPGS. The microgrid might use DC, single phase
or three-phase AC, and some of the converters might be omitted. If, for instance, the mi-
crogrid is a three-phase grid, the converter between the circuit breaker and the micro-grid
and the converter between the load and the micro-grid may be left out. By keeping the
converter between the micro-grid and the PCC, it is possible to inject or consume reac-
tive power at the PCC, thereby using the DPGS for phase compensation. In addition, the
area EPS and the micro-grid may run at different frequencies. Depending on the energy
sources, possible storage devices, different power sources and different operation strate-
gies of the DPGS, the system could be congured in different ways. The grid connection
through the PCC is common to all possible congurations.
The power production of a DPGS is typically in the range from a few kilowatts to fty
megawatts.
9
10
7 Challenges in Connection with Distributed Generation
When connecting DPGS to the utility grid, there is a need for synchronizing the energy
systems and monitoring the main grid. There should also be systems for power manage-
ment and disconnection of the DPGS.
7.1 Synchronizing
Fig. 7.1 shows a grid-connected voltage source inverter (VSI). In order to keep a proper
voltage across the lter inductances L, the VSI voltages must be synchronized to the grid
voltages. In addition, line currents and DC voltage need to be measured in order to keep
these parameters at acceptable levels. In Fig. 7.2 voltage and current measurements are
supplied to a synchronization and control circuit, with the switching signals S1 - S3 switch-
ing the transistors on and off. The AC voltages are measured on the front end of the circuit
breaker. If the circuit breaker is opened and the VSI is out of operation, the synchronization
circuit is still operating. When it is time to reconnect the inverter to the grid, information
about the grid voltage is always present. If the voltage measurements were to be done
inside the circuit breaker, no information about the grid voltages would be available.
Grid
a
b
c
+
_
L
L
L
C
Circuit
breaker
Figure 7.1: Grid connected voltage source inverter.
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+
_
vab vbc ia ib vDCSa,Sb,Sc
Synchronization and control circuit
Circuit
breaker
Figure 7.2: Grid connected voltage source inverter with synchronization and control.
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7.2 Grid monitoring
The AC voltage measurements also give the possibility to monitor the grid voltages. Var-
ious types of voltage disturbances can be detected through these measurements. Typical
voltage disturbances are:
 Voltage swell or sag
 Asymmetry
 Voltage harmonics
 Frequency variations
 Transient overvoltages
 Phase disconnection
All these disturbances can cause malfunction on motor drives and electronic equip-
ment. If the grid frequency or grid voltage deviates signicantly from nominal value, the
line currents of an induction motor will increase. If the grid voltages sag or are unbal-
anced, the torque will drop signicantly. Voltage harmonics will increase the resistance
losses in the machine. Some voltage disturbances will inuence the performance of elec-
tronic power supplies. Under- or overvoltage can easily cause computer tripping [6]. Some
voltage disturbances will give rise to icker in lighting systems. Overvoltages may perma-
nently damage equipment. Extending a synchronization circuit with an additional function
of analyzing voltage quality would be benecial for monitoring the voltage quality on the
grid.
7.3 Connection and disconnection
According to [7], DPGS should cease to energize the area EPS within 2.0 s if the grid
voltage falls below 88% of its nominal value and within 160 ms if the voltage falls below
50%. This American standard also states that the DPGS should be disconnected within 1.0
s if the grid voltage rises above 110% and within 160 ms if it rises above 120%. Accord-
ing to [8], the supply voltage should be within the range of 10% for low and medium
voltage supplies. This European standard also states that grid voltage asymmetry should
not exceed 2%, but in some cases 3%. DPGS with a rated power less than 30 kW should
be disconnected in 160 ms if the frequency goes beyond 60.5 Hz or 59.3 Hz with a nomi-
nal frequency of 60.0 Hz [7]. In [9], the nominal frequency is 50.0 Hz, and the frequency
should never go beyond 47.0 Hz or 52.0 Hz. In 99.5% of the time it should remain between
49.5 Hz and 50.5 Hz. The same standard states that transient overvoltages in a system with
a nominal voltage of 230 V, should usually not exceed 6,0 kV peak value. It also states that
total harmonic distortion (THD) should be less than 8%. If the above mentioned limits are
exceeded, the DPGS should be disconnected within the dened time limits. If there are
no time limits or the fault is a borderline case, it will be a trade-off between protection of
the equipment (disconnection) or stability issues (continuos operation). The disturbance
may be temporary, and disconnecting considerable amounts of DG can reduce grid voltage
stability.
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Another kind of disturbance can be annoying, but not necessarily damaging, namely
icker due to voltage changes. According to [10], the steady state voltage change shall not
exceed 3%, and the maximum voltage change shall not exceed 4%. [11] shows that the
icker impact both depends on the magnitude of the voltage change and the slope of the
change. When connecting DPGS with intermittent power ow to the grid, possible voltage
uctuations and icker in the neighborhood should be considered.
7.4 Power management
Fig. 7.3 shows an example on a power management control system in a DPGS. The power
management control monitors and adjusts the power ow in all the converters and the
status of the circuit breaker, based on current and voltage information from the different
parts of the micro-grid and the main grid. If the voltage on the DC bus drops, the power
management control increases the local production, draws energy from the battery or re-
duces the surplus power ow to the grid. If a severe voltage disturbance occurs, the power
management control disconnects the circuit breaker and runs the micro-grid in stand-alone
operation. The power management control must also track the maximum power point
(MPP) of the solar panel, keep a constant power ow to the critical load and maintain
a full charge on the battery. There are many different strategies for power management.
A solution for managing reactive power generation in a wind farm is suggested in [12].
Power management for parallel adjustable speed power-electronic generation systems is
presented in [13]. Power management of a system with PV panels in combination with
uninterruptible power supplies (UPS) is described in [14].
AC
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Battery
backup
DC
AC
DC
AC
DC
DC
Critical
load
G
DC
DC
Power management control
Wind
turbine
PV panel
Grid
Figure 7.3: Distributed power system with power management control.
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8 Grid Connection, Islanding and Stand-Alone Opera-
tion
This chapter focuses on ride-through capability, island detection and stand-alone opera-
tion. Different DPGS congurations are compared to different uniterruptible power sys-
tems.
8.1 Ride-through capability
Ride-through capability is the ability of equipment to withstand momentary interruptions
or sags, and some typical time limits are given in [15]. A motor or a generator will lose
its torque if the grid voltage drops or disappears. The machine may spin out of control or
come to a halt before the grid voltages recover. The lter capacitor of power supplies will
discharge completely if the interruption lasts for some tens of milliseconds. Other sensitive
equipment may also malfunction due to voltage sags or interruptions. If considerable parts
of the grid load or the generation trip, the disturbance may have an impact on system
stability. Ride-through capability of wind turbines are described in [16-18], for critical
loads on [19,20], and for motor drives on [21,22].
8.2 Island detection
As mentioned earlier, it is necessary to detect an island, in order to disconnect the DPGS
at PCC. The only way to monitor the state of the grid is to analyze the voltages and cur-
rents at PCC. The traditional way to detect an island is by means of passive techniques;
using sensed or calculated parameters such as voltage magnitude, phase shift or frequency
deviation to detect an islanding condition. Usually these techniques have so-called non-
detection zones (NDZ), which are windows of operating conditions that allow for opera-
tion during an islanding event [23]. If grid frequency at PCC is used as a detection para-
meter, usually it will deviate signicantly from its nominal value during an island event. If
the active power demand is much higher than the generation on the island, the frequency
will drop beyond the limits of safe operation, and an island is detected. If the demand is
much less than the generation, the frequency will rise, and an island is detected. If, on the
other hand, active power generation and consumption balances approximately, then the
frequency may remain inside the interval of safe operation, and the island is not detected.
Active techniques reduce or eliminate the NDZ by using control loops to continuously
perturb the output [23]. One technique manipulates the output frequency to try to increase
the grid frequency. As long as the strong grid is in normal operation, these perturbations
will not affect the grid frequency, but during an islanding, the frequency of the island
will most likely go beyond the upper frequency limit [24-27]. A related method is to
measure the ratio between frequency and output power at PCC [28]. Another method is to
have a positive feedback voltage loop which is stabilized by the strong grid during normal
operation, but forces the output voltage to go beyond safety limits during an islanding [23].
A mix of active and passive island detection is described in [29]. Common to all the active
techniques is that they perturb the output voltage at PCC in one way or another, thereby
inuencing the grid voltages and/or frequency.
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8.3 Stand-alone operation
During stand-alone operation the DPGS should have uninterruptible power system (UPS)
capability, meaning that the power ow to critical loads should be continuos, even if the
DPGS is disconnected from the grid. In addition, voltage quality should be sufcient. The
most common UPS congurations are described in [30]. Fig. 8.1a shows an off-line UPS.
During normal operation the static bypass switch is closed and the power is transferred
directly from the grid to the load. The rectier keeps the battery fully charged. If a grid
fault occurs, the static bypass switch opens, and the battery supplies the load through the
inverter.
Fig. 8.1b shows an off-line-interactive UPS with a single converter. The inductor lters
out some current harmonics. During normal operation the power is bypassed through the
static switch, through the lter and to the load. The converter operates as a rectier and
charges the battery. During a grid fault, the static bypass switch is open and the converter
operates as an inverter, supplying the load by means of the battery.
Static bypass
switch
AC
DC
DC
AC
+
_
Battery
Utility Load
a) Off-line UPS
Static bypass
switch
AC
DC
+
_
Battery
Utility Load
b) Off-line-interactive
UPS with single converter
Inductor
Rectifier Inverter
Rectifier/
inverter
Figure 8.1: Block diagrams of UPS systems: a) Off-line UPS, b) Off-line interactive UPS
with single inverter.
Another version of the off-line-interactive UPS is shown in Fig. 8.2. This conguration
has two converters and an additional series transformer.
DC
AC
Static bypass
switch
AC
DC
+
_
Battery
Utility
Off-line-interactive UPS
with two converters
Load
Series
transformer
Series
converter
Parallel
converter
Figure 8.2: Block diagram of off-line-interactive UPS with two converters.
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During normal operation the power is bypassed through the static switch, over the
transformer and to the load. The parallel converter runs as an active rectier with an active
lter capability and charges the battery. The series converter and series transformer are
used for load voltage conditioning. During a grid fault, the static bypass switch is open,
and the load is supplied through the parallel converter from the battery.
An on-line UPS is shown in Fig. 8.3. The cascaded converters are continuosly oper-
ating. The power ows through both converters and to the load. The rectier keeps the
battery fully charged. During a grid fault the power ow through the rectier is reduced or
lost. The battery will then supply the load through the inverter. The static bypass switch
is normally open, but will be closed if one of the converters fails. The power will then be
transferred directly from the grid to the load.
Static bypass
switch
AC
DC
DC
AC
+
_
Battery
Utility Load
On-line UPS
Rectifier Inverter
Figure 8.3: Block diagram of on-line UPS.
A DPGS is more complicated than a UPS and can be congured in many different
ways, based on available distributed energy resources (DER). If one focuses on the critical
load, however, the DPGS can be congured in a similar fashion to the above described
UPS topologies. Fig. 8.4 shows a simple solution where the load normally is connected
directly to the grid. The DER and energy storage devices are grouped together in a single
block. This solution do not have power conditioning properties while the system is grid
connected. Whenever the circuit breaker opens, the load is supplied by the local DER
resources, and the energy storage system will yield proper power shaving.
Distributed
energy resource
and storage
system
PCC
Critical
load
Circuit
breaker
Figure 8.4: DPGS with directly connected load.
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Fig. 8.5 shows a solution where the inverter between the DC bus and the critical
load secures good voltage and power quality to the load. Even if the DC bus voltage is
uctuating due to intermittent power generation, the inverter will keep the power ow and
output voltage at proper levels. If the inverter should fails, the critical load is severed from
any possible power source. In Fig. 8.6, an additional bypass switch makes it possible to
connect the critical load directly to the grid if the DPGS is down.
AC
DC
Distributed
energy resource
and storage
system
DC
AC
PCC
Critical
load
Circuit
breaker
Figure 8.5: DPGS with load power ow control.
AC
DC
Distributed
energy resource
and storage
system
DC
AC
DC busPCC
Critical
load
Circuit
breaker
Bypass
switch
Figure 8.6: DPGS with load power ow control and bypass connection.
Common to any inverter running in stand-alone operation is the need of output voltage
ltering. L-lters are not enough to lter pulsewidth-modulated voltages to passive loads.
LC- or LCL-lters must be used, in order to make the output voltages as sinusoidal as
possible [31].
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9 Phase-Locked Loops
Different ways of generating a synchronizing reference signal are considered. The funda-
mental principle of phase-locked loops is explained. PLL designs based on zero voltage
detection are described, in single-phase and three-phase versions, respectively.
9.1 Synchronizing circuits
Three-phase voltage reference
A voltage reference angle is needed synchronize the converter to the grid voltages. Fig.
9.1 shows balanced phase voltages in a three-phase wye-connected system. The reference
frame  is stationary. The reference angle  lays between the positive real axis  and the
phase voltage va.
va
vb
vc
b
a
q
w
Figure 9.1: Balanced three-phase voltages with stationary reference frame.
For balanced three-phase voltages, the voltages can be dened as equation (9.1):
va = V cos ()
vb = V cos
 
   23

vc = V cos
 
   43
 (9.1)
where V is the amplitude value of the phase voltages.
The voltages in (9.1) can be represented by a single voltage space vector in a stationary
reference frame. This is done by means of the Clark transform, expressed in equation (9.2):

v
v

=
2
3

1   12   12
0
p
3
2  
p
3
2
24 vavb
vc
35 (9.2)
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Inverse tangent
The simplest way of calculating the reference angle is by means of an inverse tangent
calculation equation (9.3): b = arctanv
v

(9.3)
The method is fast and simple, but not robust. Transient voltage disturbances will immedi-
ately affect the estimated reference angle b, since neither equation (9.1) nor equation (9.2)
have inherent ltering properties.
Phase-locked loop
Another way of estimating the reference angle is to use a phase-locked loop (PLL).
This circuit compares the estimated reference angle b with the real reference angle .
A control loop minimizes the angle displacement between these signals. The circuit is
described in detail later in this chapter. The PLL has inherent lowpass properties, thereby
ltering out transient voltage disturbances.
Observer
An observer is a very powerful way to determine the grid voltage condition, not only
the voltage sequence, but also voltage harmonics. This solution is complex and requires
considerable computational capability. An observer of this type is described and utilized
in [32].
9.2 Fundamental principle of a PLL
Fig. 9.2 shows the basic principle of a general PLL. The design is described in [33]. The
reference angle  and the estimated angle b are compared in the phase detector. If the
estimated reference signal lags the real one, the error signal e is positive and the error
signal is negative if the estimated signal leads the real one. If the reference signals are in
phase, the error signal is zero.
Phase
detector Loop filter
Voltage
cotrolled
oscillator
e
+
+q
cw
wˆ qˆ
Figure 9.2: Block diagram of phase-locked loop.
The loop lter lters out transient disturbances on the error signal e. The loop lter
can be a lowpass lter, a P controller or a PI controller. The latter is the most convenient
alternative, since the error signal e will be minimized. The output of the loop lter is
added to the centre angular velocity !c, determined by the nominal grid frequency. If
the nominal grid frequency is 50Hz, the centre angular frequency should be 100 rad= s.
The sum of the centre angular velocity !c and the output of the loop lter represents the
estimated angular grid velocity b!.
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The estimated reference angle b are calculated simply by means of an integration , as
shown in equation (9.4):
b (t) = Z b! (t) dt (9.4)
In the frequency domain equation (9.4) can be expressed as equation (9.5):
b (s) = 1
s
b! (s) (9.5)
The diagram in Fig. 9.2 is based on analog signals, but the signals of course can be
digitized, using a discrete control loop, which is the most common solution today.
9.3 Zero crossing detection
There are two common PLL designs employed in power electronics. The simplest one is
based on zero crossing detection of the grid voltages or similar signals to be synchronized
[34,35]. Fig. 9.3 shows the applied comparator circuits, and Fig. 9.4 depicts the different
signals.
a) b)
0
va
Input 1 Input 2
p
qˆ
Figure 9.3: Phase pulse generators: a) zero crossing detection, b) estimated zero crossing.
t
v
t0
1
va
t
t0
1
0
Input 1
Input 2
q
qˆp2
p
Figure 9.4: From the top: Phase voltage va, phase detection signal input 1, estimated
reference angle b, phase detection signal input 2.
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I Fig. 9.3a the phase voltage va is inputted, and the sign of this voltage determines the
level of the square signal Input 1: This is evident from Fig. 9.4 and from equation (9.6).
The other pulse train, Input 2, is generated by means of the comparator shown in Fig. 9.3b.
As long as the estimated reference angle b is less than , the pulse signal is high. This can
be seen from Fig. 9.4 and from equation (9.7).
Input 1 =

1 for va > 0
0 for va  0 (9.6)
Input 2 =
(
1 for b < 
0 for b   (9.7)
The circuit in Fig. 9.5 is described in [36]. Fig. 9.6 shows a case where the estimated
reference angle b is lagging. At time t1 a rising edge at input 1 sets the upper ip-op
in Fig. 9.5, and the Up-signal goes high. At time t2, the lower ip-op also is set, and
the AND-gate goes high, thereby clearing both ip-ops, and the Up-signal is turned off.
Nothing happens at t3 and t4, since falling edges do not affect the ip-ops. On Fig. 9.7
the estimated reference angle b is leading. At time t1 the lower ip-op is set and outputs
a Down-signal. At time t2 both ip-ops are set for a brief moment, until the AND-gate
clears them both, and the Down-signal is put off. The duration of the output signals Up
and Down is proportional to the angle displacement between the real and the estimated
reference angle.
Q
QSET
CLR
D
Q
Q
SET
CLRD
1
1
Input 1
Input 2
Up
Down
Figure 9.5: Block diagram of phase frequency detector.
The circuit on Fig. 9.5 is not just a phase detector, but also a frequency detector. The
angle displacement is dened as equation (9.8). If the frequency of the estimated reference
is too low, the angle b will be lagging, with a changing positive angle displacement, and a
changing positive error signal is outputted, i.e. the Up signal. If the frequency is too high,
the angle b will be leading and  will be negative, with a changing Down signal as a
result. Fig. 9.8 expresses the relationship between the angle displacement and the output
value of the PFD circuit.
 =    b (9.8)
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tt
t
Input 1
Input 2
Up
t1 t2 t3 t4
Figure 9.6: Signals of PFD when the estimated reference angle is lagging.
t
t
t
Input 1
Input 2
Down
t1 t2 t3 t4
Figure 9.7: Signals of PFD when the estimated reference angle is leading.
1
-1
e
p- 6 p- 4 p- 2
p2 p4 p6
qD
Figure 9.8: Output characteristic of the PFD circuit.
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If the phase voltage va is distorted, there may be more than one zero crossing due to
voltage harmonics or voltage transients, as can be seen from Fig. 9.9a. The pulse train
generated by the PLL will not have multiple rising edges, since the estimated reference
angle b is always rising, provided the estimated angle velocity b! > 0. The reference angle
ramp will have a bulky shape, as Fig. 9.9b shows, but the slope is always positive.
Figure 9.9: Pulse generation during distorted signal conditions.
Fig. 9.10 shows a case where the Input 1 signal is distorted and leading. At times t1
and t2 the circuit behaves as expected, giving a short Up pulse. A t3 an unexpected rising
edge of Input 1 causes a prolonged Up pulse, sustained until t4. The output signal is not
proportional to the angle displacement between the input signals. Fig. 9.11 shows an even
more disorderly case, where the distorted Input 1 signal is lagging. At t1 a Down pulse
is initiated and ended at t2, as expected. At t3 a rising edge of Input 1 generates an Up
signal, lasting until t4. At t4 a new Down pulse should have started. Instead a new Up
pulse starts at t5. The signals are not proportional to the angle displacement, and the Up
signal dominates, whereas the Down signal should be the only present output signal in this
case.
t
t
t
Input 1
Input 2
Down
t1 t2 t3 t4
tUp
Figure 9.10: Distorted zero detection signal with lagging estimated reference angle.
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Figure 9.11: Distorted zero detection signal with leading estimated reference angle.
Another disadvantage with the zero crossing detection method is that no information
about the grid is available between the zero crossings. The PFD only detects the rising
edges of the input signals, and it takes 20ms between each information update as long as
the grid frequency is 50Hz.
Using a PI controller as a loop lter (LF) is benecial, in order to minimize the static
error. The error signal derived from the Up and Down signals is expressed in equation
(9.9):
e =
8<: 1 if Up is 1 1 if Down is 1
0 if Up and Down are 0
(9.9)
The transfer function of the PI controller is given in equation (9.10). The integrator is
realized by means of an up/down counter. The integration time constant is dependent on
the clock frequency and the resolution of the counter. A block diagram of the integrator is
shown in Fig. 9.12.
HLF (s) = kp +
ki
 is
(9.10)
kp
-kp
Up/
down
counter
Up
Down
wˆ
Figure 9.12: Simplied block diagram of the loop lter.
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The estimated angular velocity b! is put into a numerically controlled oscillator (NCO)
which acts as an accumulator, according to equation (9.11). The circuit is depicted in Fig.
9.13.
xk+1 = xk +x
x = k1b!b = k2x (9.11)
k1 k2
10 bit
accumulator
xk+1
xk
+ +
wˆ xD qˆ
Figure 9.13: Block diagram of numerically controlled oscillator.
The constant k1 scales down the angular velocity b! to a proper increment x. It
depends both on the resolution of the accumulator and the sampling frequency fs of the
calculation in equation (9.11). The constant k2 scales down the accumulator integer value
to an angular representation. Equation (9.12) expresses k1 and k2 for an accumulator with
10 bit resolution.
k1 =
1024
fs
k2 =
2
1024
(9.12)
9.4 Three-phase design
In a three-phase system with zero crossing detection on each phase voltage, six edges are
available during a whole period, reducing the information update time to 3:33ms. As long
as the three-phase voltages are balanced, zero crossing detection of all three line voltages
will give the same result. This approach is used in [37]. In Fig. 9.4 the estimated reference
angle is 90 ahead of the phase voltage va. The pulse train of the line voltage vbc is in
phase with phase voltage va, as can be seen from Fig. 9.14. By generating zero crossing
pulse trains for each line voltage, plus inverted pulse trains, all the signals on the lower
part of Fig. 9.14 are generated.
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Figure 9.14: From the top: phase voltages, line voltages and zero crossing signals.
In addition to the estimated reference angle b, two other angles are generated, as ex-
pressed in equation (9.13): b0 = b   23b00 = b   43 (9.13)
Pulse signals for these angles are generated using equation (9.7). Both the inverted and
non-inverted signals are matched with the pulse signals on Fig. 9.14, using six PFD cir-
cuits. These signals are joined together as shown on Fig. 9.15.
PFD
PFD
PFD
PFD
PFD
PFD
>=10
0
0
0
0
0
0
>=10
0
0
0
0
0
0
vbc
Up
Down
vca
vab
0
q
'q
''q
p
Figure 9.15: Three-phase PFD circuit.
The complete three-phase PLL is shown in Figure 9.16.
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Figure 9.16: Block diagram of three-phase PLL.
9.5 Stability analysis
Figure 9.8 shows that the mean value of the output signals from the PFD is piecewise
linear, but according to equation (9.9), the instantaneous value of these signals is non-
linear. Choosing a low-pass lter as an LF instead of the PI controller would allow a more
smooth estimated angular velocity !, but would reduce the response of the PLL. Such a
solution would also bring about a static error of the control loop.
Linearizing the PLL around  = 0 would be an acceptable approximation, since the
state variable b will be further ltered by the inherent integral in the NCO. The PFD can
then be modelled as equation (9.14):
HPFD (s) =
1
2
(9.14)
The transfer function of the open loop is given in equation (9.15):
HPLL;open (s) = HPFD (s)HLF (s)HNCO (s) =
1
2

kp +
ki
 is

1
s
=
kp is+ ki
2 is2
(9.15)
Closing the loop yields the following transfer function equation (9.16):
HPLL (s) =
HPLL;open (s)
1 +HPLL;open (s)
=
kp
2 s+
ki
2 i
s2 +
kp
2 s+
ki
2 i
=
2!ns+ !n
2
s2 + 2!ns+ !n 2
(9.16)
where !n =
q
ki
2 i
and  =
q
kp 2 i
8ki
.
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10 Pulse Width Modulated Converters
Voltage and current source inverters are described. Different modulation strategies are
considered. Some vector control theory is presented. An experimental setup is described
and tested for different disturbances.
10.1 Converter topology
The two main classes of active converters are the voltage source inverter (VSI) and the
current source inverter (CSI) depicted on Fig. 10.1a and b, respectively. In this thesis, the
VSI converter is further investigated and utilized. The circuit uses pulse width modulation
(PWM) to generate AC output voltages, and the power ow can go in both directions,
meaning that the circuit can operate both as a rectier and an inverter. Usually insulated
gate bipolar transistors (IGBT) are used for this circuit.
a) b)
Figure 10.1: Active converter topologies: a) voltage source inverter; b) current source
inverter.
The active PWM converter has eight switching states which is described in [38]. These
are shown in Table 10.1. Sa, Sb and Sc are the switching states of phase a, b and c,
respectively.
Table 10.1: Switching states of PWM converter
Voltage vector Sa Sb Sc va vb vc
0 0 0 0   12Vdc   12Vdc   12Vdc
1 1 0 0 12Vdc   12Vdc   12Vdc
2 1 1 0 12Vdc
1
2Vdc   12Vdc
3 0 1 0   12Vdc 12Vdc   12Vdc
4 0 1 1   12Vdc 12Vdc 12Vdc
5 0 0 1   12Vdc   12Vdc 12Vdc
6 1 0 1 12Vdc   12Vdc 12Vdc
7 1 1 1 12Vdc
1
2Vdc
1
2Vdc
If the switching state is 1, the phase is connected to the plus pole of the DC voltage.
If the switching state is 0, the phase is connected to the minus pole. The resulting instan-
taneous phase voltages are named va, vb and vc. Voltage vector 0 connects all phases to
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the minus pole, thereby giving no power transfer through the converter. Voltage vector 7
connects all phases to the plus pole, giving no power transfer. The line voltages of the con-
verter will also be zero, using the above mentioned vectors. Consequently these vectors
are called zero vectors. During these switching stages (zero vectors), the line inductances
shown in Fig. 10.1 avoid short-circuiting the three-phase voltage source.
Fig. 10.2 shows the relationship between the phase voltages of the grid and the operat-
ing area of the different voltage vectors. The areas are fuzzy, because they depend both on
the power ow and voltage level, and zero vectors will also be used to keep the converter
output voltage at a proper level.
Figure 10.2: Relationship between grid phase voltages and voltage vectors.
Fig. 10.3 shows a grid connected PWM rectier with a DC load. R and L represent
line resistance and inductance, respectively. Fig. 10.4 is a single phase representation of
the circuit. vgrid is the phase voltage on the strong grid, and vconv is the mean value of
the converter phase voltage. The voltage drops over the line resistance and line inductance
are expressed as i  R and i  j!L, respectively. Phasor diagram of the circuit is shown in
Fig. 10.5 for operation at unity power factor (UPF). Fig. 10.5a shows rectier mode, and
Fig.10.5b shows inverter mode. The angle " is named control phase angle and represents
the angle between grid voltage and converter voltage.
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C Load
Figure 10.3: Grid connected three-phase PWM rectier.
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Figure 10.4: Single phase representation of grid connected rectier.
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Figure 10.5: Phasor diagram for the PWM rectier at unity power factor: a) rectier mode,
b) inverter mode.
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According to [39], the mathematical description of the grid connected PWM inverter
in a synchronous reference frame is expressed in equation (10.1) and equation (10.2):
vgrid;d = Rid + L
did
dt   !Liq + vconv;d
vgrid;q = Riq + L
diq
dt + !Lid + vconv;q
(10.1)
C
dvdc
dt
= (idSd + iqSq)  idc (10.2)
The switching states Sd and Sq are dened in equation (10.3):
Sd = S cos!t+ S sin!t
Sq = S cos!t  S sin!t
S =
1p
6
(2Sa   Sb   Sc)
S =
1p
2
(Sb   Sc)
(10.3)
10.2 Modulation strategies
The PWM can be performed in two ways, either as carrier based PWM (CB-PWM) or
space vector modulation (SVM). These methods give the same result, but in different ways.
Several modulation strategies can be carried out on any of the above mentioned method
[40]. The simplest strategy is sinusoidal PWM, which is shown on Fig. 10.6.
Figure 10.6: Waveforms of sinusoidal CB-PWM.
Another common modulation strategy is sinusoidal PWM with 3rd harmonic injection
[41]. It is expressed by equation (10.4) and depicted in Fig. 10.7.
va
 = V (sin (!t) +M3 sin (3!t))
vb
 = V
 
sin
 
!t  23

+M3 sin (3!t)

vc
 = V
 
sin
 
!t  43

+M3 sin (3!t)
 (10.4)
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V is the amplitude of the fundamental voltage component, andM3 is the relative injection
of third harmonic voltage. According to [42], the highest sinusoidal voltage output is
obtained whenM3 = 16 .
Figure 10.7: Waveforms of sinusoidal CB-PWM with third harmonic injection.
10.3 Vector control theory
Balanced three-phase voltages or currents can be modelled by a space vector. The phase
voltages or currents are shifted 120 and then added to each other. The resulting space
vector is doing one revolution per grid period. For voltages this is purely a theoretical
model, while the current space vector has a physical representation in the induction ma-
chine. Each phase winding is shifted 120 and the magnetizing current components are
generating an air gap eld concurrent to the current vector of these components.
Balanced three-phase currents can be expressed as equation (10.5):
ia = Im sin (!t  ')
ib = Im sin
 
!t  23   '

ic = Im sin
 
!t  43   '
 (10.5)
where Im is the current amplitude and ' is the phase angle between voltages and currents.
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If ' is chosen to be zero, and !t has an instantaneous value !t = 0, then ia = Im,
ib =  0:5Im and ic =  0:5Im. The resulting space vector is shown in Fig. 10.8. This is
obtained by the Clark Transform equation (9.2).
So far in this thesis, the grid voltages and currents have been observed in a stationary
reference frame, either three-phase (abc) or stationary two-axis representation (). In
both cases, the signals are AC signals and the constantly changing values makes it more
difcult to design proper control loops. By choosing a synchronous reference frame syn-
chronized to the voltage space vector, the voltages and currents appear as DC signals,
which are easier to control.
ia
ib
ic
i
a
b
w
Figure 10.8: Current space vector in stationary reference frame.
Fig. 10.9 shows the relationship between the stationary and the synchronous reference
frame. The projection of the space current vector at the stationary reference frame consists
of the components i (real axis) and i (imaginary axis). The projection at the synchro-
nous reference frame consists of the active current component id and the reactive current
component iq. The conversion from stationary to synchronous reference frame is obtained
by means of the Park transform, expressed in equation (10.6):
id
iq

=

cos  sin 
  sin  cos 
 
i
i

(10.6)
34
In Fig. 10.9 the voltage vector is chosen as the synchronous reference, and the respec-
tive current control is named voltage oriented control (VOC). Another control strategy is
named virtual ux oriented control (VFOC) [44]. The idea is to regard the grid as a virtual
electric machine and to estimate a virtual ux, based on the grid voltages. Another control
strategy is to calculate active and reactive power ow and to use a direct power control
(DPC) [43].
i
u
d
q
iq
id
a
b w
ai
bi q
Figure 10.9: Relationship between stationary and synchronous reference frames.
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10.4 Voltage oriented control
Fig. 10.10 shows a block diagram of an active rectier with VOC current control. The grid
connection is a three-wire connection with an isolated neutral point. Then equation (10.7)
applies for the grid voltages and currents and it is sufcient to measure two line voltages
and two line currents.
vab + vbc + vca = 0
ia + ib + ic = 0
(10.7)
PLL
abc
d - q
PWM
C
L
L
L
ia
ib
ic
va
vb
vc
vdc Load
Sa
abc
d - q
vdc*
PI PI
Sb Sc
PI
iq*=0
id*
vq* vd*
va* vb* vc*
ia ib
iq
id
+
+
+
_
_
_
vab vbc
b-a
qˆ b-a
qˆ
b-a
b-a
*va *vb
ai bi
qiD diD
dcvD
Figure 10.10: Voltage oriented control with unity power factor.
The line voltages are fed into the PLL which outputs the voltage reference angle .
The line currents are transformed to stationary reference signals i in equation (9.2) and
to synchronous reference signals idq in equation (10.6). The active current reference value
id
 is the output value of the dc voltage controller. If the dc voltage vdc is dropping,
more active power is to be supplied to the converter, and the reference value id  will rise.
The reactive current reference value iq  is zero, in order to keep cos' = 1:0. The current
controllers output the reference voltages vd  and vq . These are transformed to stationary
reference frame and to three-phase properties and inputted to the PWM. The switching
signals Sa, Sb and Sc controls the IGBT transistors. All controllers are PI-controllers, in
order to minimize the static errors of the line currents and the dc voltage.
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There is a coupling between the d and q axis currents, and it is easily observed in
equation (10.8):
vgrid;d = Rid + L
did
dt   !Liq + vconv;d
vgrid;q = Riq + L
diq
dt + !Lid + vconv;q
(10.8)
The PLL will keep the voltage vgrid;q = 0. Since the line reactance will be much bigger
than the resistance, the following assumption can be done: R  0. At UPF the current
component iq = 0. Assuming that this is true, equation (10.8) can be simplied:
vgrid;d = L
did
dt + vconv;d
0 = !Lid + vconv;q
(10.9)
According to [45], a decoupling structure should be added to the current control loops, as
shown in equation (10.10) and Fig. 10.11.
vd
 = !Liq + vgrid;d +vd
vq
 =  !Lid +vq (10.10)
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Figure 10.11: Decoupled current control of a PWM rectier.
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10.5 Experimental setup
A eld-programmable gate array (FPGA) is a device built up of I/O blocks, logic blocks
and programmable interconnects. A simplied FPGA structure is described in Fig. 10.12.
Due to its hardware structure, the FPGA is a very fast and robust circuit. One of the major
disadvantages, however, is that any oating point calculation is prohibited.
I/O block Logic block
Programmable
interconnects
Figure 10.12: Simplied block diagram of eld-programmable gate array.
The PLL design described in Chapter 9.4 is implemented using a Xilinx 4003 FPGA
circuit with a clock frequency of 8:0MHz. The work is described in [37]. In this work, a
low-pass lter is chosen as LF, to make the circuit less sensitive to the non-linear behavior
of the PFD. The circuit is connected to a strong grid, and as long as the center frequency
!c of the NCO is chosen to be 100, which is in accordance with a grid frequency of
50Hz, the static error will be negligible. The transfer functions of the PFD and the LF are
given in equations (10.11) and (10.12), respectively.
HPFD (s) = kPFD (10.11)
HLF (s) =
1
LF s+ 1
(10.12)
The constants were chosen to be kPFD = 97:66 and LF = 6:7ms. The transfer func-
tion of the open loop is given in (10.13), and closing the PLL gives the transfer function
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expressed by equation (10.14). A Bode diagram of the PLL is shown in Fig. 10.13. The
bandwidth of the PLL is about 20Hz, and it shows good stability. A slower LF would
reduce the noise sensitivity of the PLL, but the non-linearities mentioned in Chapter 9.3
could make the loop unstable outside the region of normal operation, especially during
startup.
Ho (s) = HPFD (s)HLF (s)HNCO (s) = kPFD
1
LF s+ 1
1
s
=
kPFD
LF s2 + s
(10.13)
HPLL (s) =
kPFD
LF s2 + s+ kPFD
(10.14)
Figure 10.13: Bode diagram of PLL.
The setup described in [37] is shown in Fig. 10.14. The line voltages are fed into a
zero voltage detection circuit. The PLL uses these zero crossing signals, as described in
Chapter 9.4. The VOC circuit and the PWM are realized in dSpace usingMatLab/Simulink
software. The full-bridge converter uses IGBT transistors with a switching frequency
fsw = 6:25 kHz. The inductors have an inductance L = 10mH and a resistance RL =
35m
. The capacitor has a value of C = 2000F. The reactive current reference iq
 = 0 in order to obtain UPF. The DC load is a pure resistive load.
Before testing the whole circuit on Fig. 10.14, some voltage disturbance tests were
done on the PLL to test its robustness. The line voltages of this circuit are measured.
In order to measure the phase voltages, the circuit on Fig. 10.15 was used. The wye-
connected resistances R constitute a balanced load with a virtual neutral point n'. The
measured phase voltage va is compared to the reference angle b outputted from the PLL.
The reference angle should be zero when va reaches its positive peak value.
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Figure 10.14: PWM rectier with synchronizing circuit and VOC current control.
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Figure 10.15: Phase voltage measurement using a virtual neutral point.
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Voltage sags
The PLL was tested for different grid voltages in order to verify that it will operate
even during voltage sags. Fig. 10.16a shows the performance at nominal grid voltage and
the plot shows that the reference angle is locked to the phase voltage va. It is still locked
on Fig. 10.16b, where the voltage has dropped to 75% of its nominal value. On Fig.
10.16a the voltage is just 15% of the nominal voltage. The reference angle is no longer
synchronized, and in this case the converter should immediately be disconnected from the
grid because of the severe voltage disturbance.
Figure 10.16: Comparison of phase voltage and reference angle: a) nominal voltage, b)
70% of nominal voltage, c) 15% of nominal voltage.
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Frequency deviation
The PLL was also tested for frequency deviations from the nominal grid frequency of
50Hz. Fig. 10.17a shows the behavior of the PLL at a frequency of 49Hz, and 10.17b at
53Hz. A synchronous machine was used to generate the voltage. The slightly distorted
sine waves could explain why the angle  diverts slightly from the phase voltage vR. It
has been observed that the PLL locks properly for both 49Hz and 53Hz, which are both
beyond the limits of normal operation.
Figure 10.17: Comparison of phase voltage and reference angle for different frequencies:
a) 49Hz, b) 53Hz:
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DC reference step change
The DC voltage is controlled independently, as shown in Fig. 10.14. A step change of
the DC voltage reference will increase the line currents. To examine the dynamic behavior
of the system, a DC voltage reference step change was introduced. The result is shown
in Fig. 10.18. The DC voltage has some overshot before it settles. The input currents
increase during a transient period before they take a new stationary value. This increase
matches well with the shape of the active current component id. The power factor deviates
signicantly from cos' = 1:0 during the voltage change, which can be seen by the tem-
porary increase in the reactive current component iq. The decoupling structure described
in Fig. 10.11 would have reduced this unintentional reactive power ow.
Figure 10.18: DC voltage reference step change. From the top: DC voltage, AC currents,
active current component id, and reactive current component iq.
Stepwise load change
Another sudden change that perturbs the system is a load step acting as a dynamic
disturbance. In Fig. 10.19 the results of this step is shown. The load increase results
in a signicant voltage drop. Afterwards, the voltage smoothly returns to its reference
value. The AC increases considerably and displays an irregular pattern during the transient
period. The active current component id is almost proportional to the DC voltage, because
the active AC current component coincides with the DC current. During the voltage drop
a signicant reactive current component iq appears, but it vanishes as the DC voltage is
fully restored.
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Figure 10.19: Stepwise load increase. From the top: DC voltage, AC currents, active
current component id, and reactive current component iq.
Current harmonics content
An oscilloscope with a Fast Fourier Transform (FFT) function was used to generate a
frequency spectrum for the line currents. The result is shown in Fig. 10.20.
Figure 10.20: Spectrum analysis based on FFT of the input line current.
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Each bin along the x-axis represents a frequency interval f = 2kHz, and each bin
along the y-axis represents an amplitude ratio of 11:8dB. The spectrum displays sig-
nicant peaks for the fundamental frequency f1 = 50Hz and for the switching frequency
fsw = 6:25 kHz. Fig. 10.20 shows an amplitude ratio of approximately 42dB between the
fundamental current component i1 and the current switching ripple corresponding to the
125th harmonic i125. A ratio of 42dB implies that the switching ripple is 0:8% of the fun-
damental current. According to [46] the 125th harmonic current should be  0:6% of the
fundamental current for equipment with iAC > 16A. For equipment with iAC  16A,
the content of the 125th harmonic is not dened. As earlier mentioned, the inductances
L = 10mH, which give quite a strong boost of the rectier, so the inductances should not
be increased. Increasing the switching frequency is a better way to reduce the switching
ripple, as long as the dynamic switching losses are kept within acceptable limits.
Fig. 10.18 and 10.19 reveal that there are some overshoots present. By ne-tuning the
controllers and including a de-coupling circuit, these overshoots may be reduced, possibly
at the expense of the response time.
Robustness
Line current transients occasionally occurred, sometimes causing protective relay trip-
ping. These disturbances are described in [47]. Fig. 10.21 shows an occurrence of PLL
malfunction, probably caused by multiple zero crossings as described in Chapter 9.4. The
pronounced peak of the reactive current iq is a direct result of the disturbance on the volt-
age reference angle . An improved design of the PLL is needed in order to obtain an
improved robustness of the system.
Figure 10.21: Comparison of reactive current component iq (upper plot) and voltage ref-
erence angle b (lower plot) during PLL malfunction.
Experiments show that apart from the above mentioned PLL malfunction, the rectier
satises the requirements and performs well, with UPF and quite low content of current
harmonics.
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11 Robust PLL
An alternative PLL design based on voltage vector control in synchronous reference frame
is presented. The design is modelled and analyzed. A robust solution based on a multi-
variable lter is then presented. Finally the design is built and partly tested.
11.1 Synchronous reference frame
In Chapter 9.4 a PLL using zero voltage detection was described. Another approach is to
use a PLL based on voltage vector control in a synchronous reference frame, as described
in [48]. The major advantage is that information about the grid voltages is available at any
time. The voltage vector control design requires more space and computation power, how-
ever, thus the design is more complex than for the zero voltage detection PLL. Fig. 11.1
shows the design of the PLL. The lower left block represents the Clark transform (9.2),
converting the phase voltages to a stationary reference. The multiplications expressed by
equation (11.1) perform the quadrature (q-part) of the Park transform in equation (10.6):
vq =  v  sinb + v  cosb (11.1)
The control loop consisting of the LF and the NCO keeps the synchronous voltage compo-
nent vq close to zero. By using a PI controller as LF, the static error e will be minimized,
and thus vq = 0.
If vq > 0, then e < 0, and b! will decrease. When vq < 0, then e > 0, and b!
will increase. As a consequence, the positive half cycle of the signal e will have a longer
duration than the negative. Gradually b! will increase until the PLL synchronizes with the
grid. Two working points are possible for vq = 0: either b =  or b =  + , where 
is the angle between the real stationary axis  and the grid voltage vector va, whereas b
is the angle between the  axis and the estimated voltage reference. This is illustrated on
Fig. 11.2. On Fig. 11.2a the estimated reference angle is in phase with voltage va. If,
however, vq 6= 0, the reference angle would drift until it is in an opposite phase with the
voltage va. This is shown on Fig. 11.2b. Thus there will be a stable equilibrium point atb =  + .
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Figure 11.1: PLL with voltage vector control.
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Figure 11.2: Reference angle in synchronous reference frame: a) in phase with voltage va,
b) in opposite phase.
The reference angle should be in phase with va, not in an opposite phase. One solution
is to add  to the estimated angle. Another solution is to change the sign of the q-axis
signal as in equation (11.2):
vq = v sinb   v cosb (11.2)
The solution is shown on Fig. 11.3. If vq > 0, then e > 0, and b! will increase. When
vq < 0, then e < 0, and b! will decrease. The PLL reaches a stable equilibrium point atb = , which is in phase with voltage va.
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Figure 11.3: PLL with voltage vector control and opposite sign of the q-axis.
The solutions on Fig. 11.1 and 11.3 require quite a long time for the PLL to lock. By
adding a center frequency !c = 100 to the output of the PI controller, b! will be initially
set at its nominal value. The solution is shown on Fig. 11.4.
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Figure 11.4: PLL with voltage vector control and centre frequency !c.
Fig. 11.5 is a comparison between the PLL on Fig. 11.3 (without center frequency)
and 11.4 (with centre frequency). It is obvious from the gure that the PLL settles much
faster when the center frequency is added to the LF output, as long as the grid frequency
is close to its nominal value.
Figure 11.5: Initializing PLL with and without center frequency !c. a) Reference angle
without !c, b) reference angle with !c, c) estimated angle velocity omega with !c (red)
and without (blue).
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11.2 Voltage disturbances
Two common voltage disturbances affecting PLL with voltage vector control are voltage
harmonics and voltage asymmetry. An analysis of the PLL performance is given in [49],
and the current subsection is mainly based on this work.
Voltage harmonics
The distorted grid voltages in this specic case are dened by equation (11.3):
va = Vm sin (!t) +
Vm
5 sin (5!t) +
Vm
7 sin (7!t)
vb = Vm sin
 
!t  23

+ Vm5 sin
 
5
 
!t  23

+ Vm7 sin
 
7
 
!t  23

vc = Vm sin
 
!t  43

+ Vm5 sin
 
5
 
!t  43

+ Vm7 sin
 
7
 
!t  43
 (11.3)
where Vm is the amplitude value of the fundamental voltage component.
The voltage vector in a stationary reference frame is expressed by equation (11.4):
v = Vm sin (!t) +
Vm
5 sin (5!t) +
Vm
7 sin (7!t)
v =  Vm cos (!t) + Vm5 cos (5!t)  Vm7 cos (7!t)
(11.4)
In the synchronous reference frame the direct component will be expressed by equation
(11.5):
vd = Vm sin

   b+ Vm
5
sin

5 + b+ Vm
7
sin

7   b (11.5)
where  = !t. For    b  0, equation (11.5) can be simplied to equation (11.6):
vd  Vm

   b+ 12Vm
35
sin (6) (11.6)
It can be seen from equation (11.6) that an unwanted 6th harmonic component will appear
on the active voltage component vd due to the grid voltage harmonics dened in equation
(11.3). Fig. 11.6 illustrates this particular case, and the 6th harmonic component is ap-
parent on the estimated reference angle b, as can be seen from the upper plot. The grid
voltages are heavily distorted, as shown in the lower part of the gure.
Figure 11.6: PLL performance with voltage harmonics. Upper part: Estimated angle b.
Lower part: Voltage va (red), vb (green), vc (blue).
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Voltage asymmetry
The unbalanced grid voltages are dened by equation (11.7):
va = Vm sin (!t)
vb = Vm (1 + ) sin
 
!t  23

vc = Vm (1 + ) sin
 
!t  43
 (11.7)
where  and  are constants to create voltage asymmetry.
The stationary reference frame voltage components are dened by equation (11.8):
v = Vm sin (!t) +
Vm
6 ( + ) sin (!t) +
p
3Vm
6 (   ) cos (!t)
v =  Vm cos (!t) +
p
3Vm
6 (   ) sin (!t)  Vm2 ( + ) cos (!t)
(11.8)
In a synchronous reference frame this corresponds to equation (11.9):
vd =  Vm sin

   b+ Vm2 (   ) cos + b
+Vm6 ( + )
h
sin () cos
b  3 cos () sinbi (11.9)
For    b  0 the following approximation can be made: cos + b  cos (2), re-
vealing that the voltage vd contains a 2nd harmonic component. Fig. 11.7 illustrates this
particular case, and the 2nd harmonic component is apparent on the estimated reference
angle b, as can be seen from the upper plot. The grid voltages are unbalanced, as shown in
the lower part of the gure.
Figure 11.7: PLL performance with voltage asymmetry. Upper part: Estimated angle b.
Lower part: Voltage va (red), vb (green), vc (blue).
11.3 Robust solutions
There are several different approaches in order to avoid the problems previously discussed.
Common to all solutions is some kind of ltering in addition to the inherent lter proper-
ties of the PLL. A repetitive controller acting as a Finite Impulse Response (FIR) lter is
suggested in [50]. A complex method based on an Adaptive Linear Combiner (ALC) is
described in [51]. [49] proposes a multi-variable band-pass lter. Yet another method sug-
gested by the author will be discussed in Chapter 12.5. The multi-variable lter proposed
by [49] will be thoroughly described in this section. A practical utilization based on the
solution will be presented in Subsection 11.4.
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Fig. 11.8 shows a modied design of the PLL with a band-pass lter following the
Clark Transform. The lter is tuned at a centre frequency, typical 50Hz. Voltage harmon-
ics will thereby be attenuated.
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Figure 11.8: PLL with multi-variable band-pass lter.
The function of the lter is described in equation (11.10):
bv (s) = ks [v (s)  bv (s)]  !cs bv (s)bv (s) = ks [v (s)  bv (s)] + !cs bv (s) (11.10)
where k is a lter constant and !c is the angular velocity of the centre frequency. Fig. 11.9
shows the block diagram of the lter.
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Figure 11.9: Block diagram of the multi-variable lter.
For balanced voltages with no voltage harmonics the output values are expressed by
equation (11.11) for a nominal grid frequency:
bv = Vm cos (!ct)bv = Vm sin (!ct) (11.11)
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By choosing k = 0, equation (11.10) would be reduced to equation (11.12):
bv (s) =  !cs bv (s)bv (s) = !cs bv (s) (11.12)
The two cross-coupled loops on Fig. 11.9 would thereby sustain fundamental balanced
output voltages. If the initial value of the integrators are zero, no signals will be outputted.
If the integrators have initial values, the lter will act as a multi-variable oscillator tuned
at !c, completely insensitive to the input signals. For a low value of k, the lter will
slowly build up the fundamental frequency and effectively reject harmonics and negative
sequence components. For high values of k the lter will have a faster response, but be
more sensitive to unbalanced and distorted voltages. Table 11.1 shows the band width and
response time for different values of k.
Table 11.1: Band width and response time for different values of k
k ffilter [Hz] filter [ s]
1 0:16 1:0
3 0:48 0:33
10 1:6 0:10
30 4:8 0:033
100 16 0:010
11.4 Grid connected photovoltaic (PV) inverter with robust PLL
A PV system consisting of 16 strings of solar panels is situated at The Norwegian Univer-
sity for Science and Technology, Trondheim. Fig. 11.10 shows the overall structure of this
PV system.
PV String 1
PV String 2
PV String 15
PV String 16
JB 1
JB 8
Inverter
Combiner
Box
Inverter Protection
Transformer Grid
Figure 11.10: PV system at Norwegian University for Science and Technology, system
block diagram.
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The work described in this subsection, aims at connecting one single PV string to the
grid by means of a step-up dc/dc converter and a grid connected three phase inverter, as
depicted in Fig. 11.11.
PV String
dc/dc
converter
3-phase
inverter
Transformer
Grid
Figure 11.11: Block diagram of inverter system with one single PV string connected to the
grid.
Table 11.2 presents some of the electrical data for the PV string. The dc/dc converter
will both cover maximum power point tracking and keep the dc voltage of the inverter at
a constant level. In the scope of this subsection, the inverter is directly connected to the
PV string, leaving maximum power point tracking and protection systems for future work.
The PV system of The Norwegian University for Science and Technology is thoroughly
described in [52].
Table 11.2: Electrical data for the PV string at Norwegian University for Science and
Technology
Nominal array voltage 210 V DC
Maximum array voltage 300 V DC
Maximum array current 5 A
PLL design
The PLL is described in Subsection 11.3. The PLL operates even at heavily distorted
voltages and will continue to generate a rotating reference angle during a severe voltage sag
and by blocking input noise at voltage interruption the PLL will continue to run even under
such conditions. That may be useful for stand-alone operation. When the grid voltage is
restored, the PLL will effectively synchronize and the system may be reconnected to the
grid.
The angular frequency of the multi-variable band-pass lter is !c = 100, and the
lter constant k was chosen to be k = 20, thereby achieving a suitable band-width for the
lter. If the band-width is too narrow, the lter will also suppress the control signals v
and v if the grid frequency deviates signicantly from 50 Hz. If the band-width is too
wide unwanted voltage harmonics will pass through the lter. It can also be difcult to
tune the LF, making a trade-off between response and reliability. In this case the LF is a
PI controller, and the transfer function of this controller is given in equation (11.13).
HLF (s) = kp
1 +  is
 is
(11.13)
where kp = 2:23k and  i = 9:0ms. This gives a good trade-off between stability and
dynamic performance.
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The transfer function of the NCO is simply an integration and is given in equation
(11.14):
HNCO (s) =
1
s
(11.14)
Voltage Oriented Control
The structure of the voltage oriented current controller system is shown in Fig. 11.12.
The DC voltage is measured and compared to a reference voltage. The output of the
voltage PI controller in the left of Fig. 11.12 makes a reference for the current component
id, i.e. the active component of the line currents. The reference of the reactive current
component iq is set to zero, thereby seeking for UPF.
The outputs of the current controllers are converted to a polar representation, out-
putting a voltage reference amplitude and angle correction, the latter added to the reference
angle b.These signals control the pulse width modulator (PWM).
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Figure 11.12: Inverter with Voltage Oriented Control system.
At the time this subsection was written, the different parts of the design were success-
fully tested, but energizing the inverter, tuning the controllers and closing the feedback
loop still needed to be done, in order to experimentally verify the overall design.
The inductors between the inverter and the grid have an inductance of about 10mH.
The inverter switches are insulated gate bipolar (IGBT) transistors.
The design of Fig. 11.12 may be expanded, thereby decoupling the active and reactive
current components, as suggested in [45].
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Simulation results
The PLL with a multi-variable lter was simulated in Simulink and the results are
presented in Fig. 11.13 - 11.15. In each gure the uppermost plot shows the grid voltages,
the middle shows the angle b, and the last plot shows sinb and cosb. In Fig. 11.13 there
is a considerable grid voltage asymmetry; in Fig. 11.14 there is a sudden voltage drop; in
Fig. 11.15 there are voltage harmonics present. As can be seen from these simulations,
conrming the results obtained in [49], the PLL is very robust and not much inuenced by
these disturbances.
Figure 11.13: Simulation of robust PLL with asymmetrical grid voltages. From the top:
Grid voltages; reference angle b; sinb and cosb.
Figure 11.14: Simulation of robust PLL with voltage drop. From the top: Grid voltages;
reference angle b; sinb and cosb.
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Figure 11.15: Simulation of robust PLL with grid voltage harmonics. From the top: Grid
voltages; reference angle b; sinb and cosb.
FPGA implementation
The design is implemented on a Xilinx FPGA of type Virtex2, mounted on a National
Instruments PXI-7831R device with 8 analog inputs, 8 analog outputs and 16 digital in-
put/output signals.
The voltage and current measurements are supplied through analog inputs, and the
switching signals for the inverter are allocated at the digital outputs. The resolution of
the ADCs is 16 bits. They are of successive approximation type with a conversion time
of 4s, which gives a sampling rate of 200 kHz. The clock frequency of the FPGA is
40MHz.
The PXI-7831R device is running on a NI PXI computer with LabView 7.1 software.
All FPGA programming is done in LabView, even though almost all of the design is put
in the FPGA. Only a monitoring and control interface is located with LabView as the
execution target.
Floating point calculations are not possible on the FPGA. Multiplying a signal with a
constant gain can be done as shown in equation (11.15).
k  N
2M
(11.15)
where k is the gain to be reached, and M and N are integers. In equation (11.15) the
signal is multiplied by N, and then shifted M bits to the right. The order of the operations
can be reversed, but then the signal resolution is decreased. In integer arithmetic a trade-
off between resolution and overow problems needs to be done. Besides, high resolution
leads to space/time-consuming multipliers. Also in summations and subtractions one must
be aware of overow problems.
Sine and cosine calculations are made through 1-dimentional look-up tables. Each
table has 1024 addresses with a resolution of 16 bits.
One of the major benets of the FPGA circuits is the ability to have several processes
running in parallel. The data caption, the Clark and Park Transforms, the PLL, the PWM
and the VOC are all running in parallel, sharing signals. There is no need for interrupting
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a main program sequence to carry out more critical tasks, since all functions are running
constantly.
The proportional part of the controller is made according to equation (11.15). Adding
a shift register gives an integrator, as described in [53], and expressed in equation (11.16).
Fi (z) =
1
z   1 (11.16)
The input (or output) signal must be scaled to obtain a correct time scale, depending on
the sample interval z.
The most challenging part of the FPGA design is to implement the rectangular to polar
transform in the middle of Figure 11.12 in a simple and accurate way. This transform is
expressed in equation (11.17)
jvj =p(vd ) 2 + (vq ) 2
' = arctan

vq

vd 
 (11.17)
where vd  and vq  is the active and reactive reference voltages, respectively, jvj is the
absolute value of the reference voltage, and ' is the reference angle correction given by
the VOC system. Both the arctan and square root calculation are difcult to perform in
integer arithmetic.
One solution is to approximate the output variables as shown in equation (11.18)
jvj  vd 
'  k  vq  (11.18)
where k is some constant. These approximations are only valid if vd >> vq and vd is
close to its nominal value.
Experimental results
Fig. 11.16 shows a test result for the PLL under normal voltage conditions, showing
two line voltages plus the reference angle. The signals look a little bit sloppy, because the
data captions of these plots are quite slow, due to the asynchronous data transfer between
the FPGA and the PC. However, the Figure 11.16 shows that the reference angle is locked
to the grid voltages. In Fig. 11.17, phase c is disconnected, but still the PLL synchronizes
to the grid.
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Figure 11.16: Robust PLL during normal voltage conditions. From the top: line voltages
vab, vbc and the reference angle b.
Figure 11.17: Robust PLL with phase c disconnected. From the top: line voltages vab, vbc
and the reference angle b.
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The synchronous reference currents id and iq were tested, using the test arrangement
on Figure 11.18, with a partly inductive load on Figure 11.18a and a pure resistive load on
Figure 11.18b.
FPGA with
PLL and
Park Transform
a
b
c
Rload
Lload
Grid
vab vbc ia ib
id iq
FPGA with
PLL and
Park Transform
a
b
c
Rload
Grid
vab vbc ia ib
id iq
a) b)
Figure 11.18: Test arrangement for measuring synchronous reference currents id and iq.
The measurement results are shown on Fig. 11.19 and Fig. 11.20, respectively. The
gures show the line voltage vab, the line current ia, and the transformed currents id and
iq.
Figure 11.19: Park Transform of line currents with partly inductive load. From the top:
Line voltage vab; line current ia; transformed currents id (positive) and iq (negative).
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Figure 11.20: Park Transform of line currents with resistive load. From the top: Line
voltage vab; line current ia; transformed currents id (positive) and iq (close to zero).
The plots show that the Park Transform is working properly and so is the PLL. Oth-
erwise, signicant ripple should occur on the transformed currents. The ripple on these
currents is probably caused by asymmetrical load or lack of symmetry in the current mea-
surements. It can be seen from the gures that it takes about 0:2 s before the PLL has fully
stabilized. One should also notice that the reactive current component has a negative value
when the load is partly inductive. The reason is the synchronous reference frame, where
the active current component is in phase with the voltage reference and a leading current
component (capacitive load) will be interpreted as positive.
In the tests of the PWM, a voltage source was connected to the dc bus of the inverter,
as shown on Fig. 11.21, and the inverter ac voltages were measured for different values of
the reference voltages vd  and vq .
DC
Source Grid
PWM
dq PLL
Sa Sb Sc
FPGAvd * vq *
vconv,ab vconv,bc
qˆv,j
vgrid,ab vgrid,bc
Figure 11.21: Arrangement for testing the PWM and the inverter.
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Fig. 11.22 - 11.24 show the line voltage vgrid;ab and the inverter voltage vconv;ab for
different values of vq . It can be seen that the inverter voltage is phase shifted to the line
voltage when vq  is changed, as expected.
Figure 11.22: PWM test with vd  positive and vq  = 0. From the top: vgrid;ab, vconv;ab.
Figure 11.23: PWM test with vd  positive and vq  negative. From the top: vgrid;ab,
vconv;ab.
62
Figure 11.24: PWM test with both vd  and vq  positive. From the top: vgrid;ab, vconv;ab.
Further work
Further tests need to be done in order to verify the performance of the overall design.
Both the PI controllers and the rectangular to polar transform must be thoroughly tested.
For the former, lack of precision of small integer values may cause problems such as dead-
band or hysteresis, and for the latter, start-up conditions may be critical. It remains to be
seen whether any of these components of the design must be moved to the high level part
(LabView) of the design, or re-designed in the FPGA.
A successful solution for the FPGA design described in this article should be extended
with a dc/dc converter between the PV string and the inverter and procedures for maximum
power point tracking should be implemented. Monitoring and protection schemes are
also needed, to meet the requirements of [54,55], concerning islanding conditions and
de-energizing of the grid.
63
64
12 Adaptive Signal Cancellation
Frequency deviations due to grid disturbances are considered. Symmetrical components
are described. The Delayed Signal Cancellation method for detecting the symmetrical
components is then described. An alternative method is proposed: Adaptive Signal Can-
cellation. The method is analyzed and experimentally tested.
12.1 Frequency deviation
Traditional devices for grid voltage synchronization and voltage disturbance detection of-
ten assume the grid frequency to be constant. If, however, parts of the distribution grid
are weak, such devices may display a poor performance during frequency variations. The
simplest circuits are also sensitive to voltage disturbances such as transients, harmonics
and asymmetry.
A traditional phase-locked loop [33,37] is a common solution for generating a voltage
synchronizing signal for the power converter. It has inherent low-pass properties, thereby
ltering out short voltage disturbances. It is, however, sensitive to voltage asymmetry and
harmonics and needs some additional ltering. In [49] a multi-variable lter is proposed.
This lter effectively removes both voltage harmonics and the 2nd harmonic disturbance
caused by voltage asymmetry. If the grid frequency is uctuating, this lter design would
both attenuate and phase shift the signals as soon as the frequency deviates from its nomi-
nal value.
A frequency change can be disastrous for specic kinds of equipment and should be
carefully monitored. In [56], an adaptive and robust method is applied for fast frequency
estimation. The method uses fast Fourier transform (FFT) and thereby requires a time
consuming algorithm to produce a frequency estimate.
Study Case: Nygårdsfjellet wind farm
In the vicinity of Narvik a small wind farm is located. It contains three wind turbines.
Four hydro power generators are connected to the same distribution network and the com-
plete power generation system is connected to a strong grid through a single underwater
cable. The map on Fig. 12.1 shows where the different generators are located. The gen-
erators G1 - G3 are placed at Nygård hydro power plant. G4 is located at Sirkelvann mini
plant, while G5 - G7 are situated at Nygårdsfjellet wind farm. Some data for these gener-
ators is given in Table 12.1. Some parameters for the transformers and distribution lines
are given in Table 12.11 and Table 12.3, respectively.
Table 12.1: Some rated values for different generators
Generator Nominal power [MW] Nominal voltage [ kV]
G1, G2 8:0 4:2
G3 9:0 4:2
G4 0:7 6:9
G5-G7 (wind farm) 2:3 0:75
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Figure 12.1: Power plants and distribution lines in the Narvik area (Map source:
www.hvor.no, copyright Keyteq AS).
Table 12.2: Some rated values for the transformers
Transformer Nominal power [MVA] Nominal voltage [ kV]
T1, T2 10 35=4:2
T3 10 33:3=4:2
T4 1:1 22=6:9
T5 7:0 32:4=23
Table 12.3: Parameters for distribution lines
Length Max. current Resistance Inductance Mutual capacitance
[ km] [A] [
] [mH] [F]
Underwater cable Frydenlund - Nygård
7:55 400 1:18 4:01 4:54
Overhead line Nygård - sirkelvann
6:76 454 1:95 8:4 0:61
Overhead line Sirkelvann - Nygårdsfjell
5:02 454 1:29 5:79 0:1
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Fig. 12.2 shows a simplied version of the above mentioned distribution network.
The generator closest to the wind farm is also the smallest one. It has the weakest grid
connection and is most like to experience rotor oscillations caused by intermittent power
ow from the wind farm.
G
Nygårdsfjellet
Wind Farm
6.9 MW
Passive load
150 kW
Sirkelvann
mini plant
700 kW
Nygård hydro
Power plant
28 MW
Infinite
bus
Frydenlund
bus bar
Overhead
lines
Underwater
cable
T4
T5
T1 T2 T3
36kV24kV
Passive load
600 kW
L1 L2 L3
G1 G2 G3G4
Figure 12.2: Simplied distribution network in the Narvik area.
Based on the network described in Fig. 12.2, a simulation was performed, using the
simulation tool ATPDraw. It was assumed that generator G1 - G3 were disconnected
while G4 and the wind farm were running normally. At time t = 5:0 s the wind farm was
suddenly disconnected, and the simulation investigated how large the rotor oscillation of
G4 would be and to what degree this would inuence the frequency of the nearby passive
load of 150 kW. Fig. 12.3 shows the simulation results. The upper plot displays the grid
frequency, and the lower one shows the load angle of G4.
Figure 12.3: Frequency deviation and rotor oscillation at Sirkelvann mini plant. Upper
plot: Grid frequency. Lower plot: Load angle.
Even if the simulation is not veried by experimental results, it concludes that interac-
tion between wind power and hydro power normally would not cause signicant frequency
deviation, even if the grid connection is weak. A sustained island, however, is a different
issue. With no connection to the strong grid, the frequency may drift, until the island
eventually is de-energized.
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12.2 Symmetrical components
Any three-phase voltages or currents may be decomposed in symmetrical components:
i.e.; a positive-sequence set; a negative-sequence set and a zero-sequence set. For bal-
anced voltages or currents with no ground faults, only the positive-sequence set is present.
For unbalanced voltages or currents, a certain combination of the three symmetrical com-
ponents will represent the unbalanced system. Symmetrical components are described in
[57].
Positive-sequence set
Positive-sequence currents are dened in equation (12.1) and voltages in equation
(12.2)
ia1 = i1
ib1 = a
2ia1 = i1 6 240
ic1 = aia1 = i1 6 120
(12.1)
va1 = v1
vb1 = a
2va1 = v1 6 240
vc1 = a
2va1 = v1 6 120
(12.2)
where a =   12 + j
p
3
2 and the subscript 1 designates a positive-sequence set. For a
negative-sequence set subscript 2 is used, and for a zero-sequence set subscript 0 is used.
The positive-sequence voltages of equation (12.2) are visualized on Fig. 12.4, where the
system is rotating counter-clockwise at the system frequency.
va1
vb1
vc1
120°
240°
w
Figure 12.4: Positive-sequence voltage phasors.
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Negative-sequence set
For the rest of the subsection only symmetrical voltage components will be discussed,
although the same principles apply for currents. The negative-sequence voltage set is
dened in equation (12.3) and depicted on Fig. 12.5:
va2 = v2
vb2 = ava2 = v2 6 120
vc2 = a
2va2 = v2 6 240
(12.3)
va2
vc2
vb2
120°
240°
w
Figure 12.5: Negative-sequence voltage phasors.
Zero-sequence set
For the zero-sequence set the phasors are equal and overlapping, as can be seen from
equation (12.4) and Fig. 12.6:
va0 = vb0 = vc0 = v0 (12.4)
va0=vb0=vc0
w
Figure 12.6: Zero-sequence voltage phasors.
General equations
Unbalanced voltages can be determined by combining equations (12.2 - 12.4), as ex-
pressed in equation (12.5):
va = v1 + v2 + v0
vb = a
2v1 + av2 + v0
vc = av1 + a
2v2 + v0
(12.5)
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This is illustrated on Fig. 12.7, where the symmetrical components of Fig. 12.4 - 12.6 are
put together, resembling unbalanced three-phase voltages. Positive-sequence voltage pha-
sors are drawn with red lines, negative-sequence voltages with green lines, zero-sequence
voltages with blue lines and the resulting unbalanced phase voltages with thick black lines.
va
vb
vc
w
Figure 12.7: Unbalanced voltage phasors.
The symmetrical reference phasors V1, V2 and V0 are determined by adding and phase
shifting the unbalanced voltages, as expressed in equation (12.6):
v0 =
1
3 (va + vb + vc)
v1 =
1
3
 
va + avb + a
2vc

v2 =
1
3
 
va + a
2vb + avc
 (12.6)
12.3 Two-axis representation
The positive-sequence reference phasor v1 can be written as equation (12.7)
v1 =
1
3
 
va   1
2
vb   1
2
vc + j
 p
3
2
vb  
p
3
2
vc
!!
(12.7)
which is proportional to the Clarke Transform, dened in equation (9.2), where the real
part is represented by 12v and the imaginary by
1
2v .
The positive-sequence reference phasor v1 can be written as equation (12.8)
v2 =
1
3
 
va   1
2
vb   1
2
vc + j
 
 
p
3
2
vb +
p
3
2
vc
!!
(12.8)
where the real part is represented by 12v and the imaginary by   12v .
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12.4 Delayed Signal Cancellation
One way of monitoring the voltage condition for protection purposes is to calculate the
symmetric components of the three-phase voltages. A fast and simple way of doing this is
described in [58,59], based on Delayed Signal Cancellation (DSC). In this method, signals
have a xed delay, determined by the grid frequency. If the frequency drifts from its
nominal value, the performance of the method is deteriorated. In [58] the authors analyze
the impact of frequency deviations. In [59,60] the authors take advantage of the fact that a
sinusoidal signal is 90 phase shifted when differentiated.
The DSC method delays the input signal, as given in equations (12.9) and (12.10)
v1 (t) =
1
2
h
v (t)  v

t  Tg4
i
v1 (t) =
1
2
h
v (t) + v

t  Tg4
i (12.9)
v2 (t) =
1
2
h
v (t) + v

t  Tg4
i
v2 (t) =
1
2
h
v (t)  v

t  Tg4
i (12.10)
where Tg is the period of the grid voltages, subscript 1 designates a positive-sequence and
subscript 2 designates a negative-sequence set. A block diagram of the DSC circuit is
shown on Fig. 12.8. For convenience, the terms v

t  Tg4

and v

t  Tg4

will be
referred to as v;del and v;del, respectively.
Tg/4 j
delay
2
1
2
1
+
_
+
+
abv
1vab
2vab
Figure 12.8: Block diagram of Delayed Signal Cancellation.
Fig. 12.9 and 12.10 illustrate what takes place in the calculations of equations (12.9)
and (12.10). The upper plot shows the input signals v (red) and v (blue). The next
plot shows the delayed signals v;del (blue) and v;del (red). The third plot shows the
positive-sequence signals v;1 (red) and v;1 (blue). The last plot shows the negative-
sequence signals v;2 (red) and v;2 (blue). Fig. 12.9 displays balanced conditions, where
the positive-sequence signals equal the input signals and the negative-sequence signals
are zero. On Fig. 12.10 there is some unbalance present, and the amplitude of positive-
sequence signals is reduced. Negative-sequence signals are present, revealing that some
voltage unbalance is present. Thus, these signals are convenient for detecting various
voltage disturbances.
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abv
del,vab
1,vab
2,vab
Figure 12.9: DSC with balanced voltages. From the top: Input signals; delayed signals;
positive-sequence signals and negative-sequence signals.
abv
del,vab
1,vab
2,vab
Figure 12.10: DSCwith unbalanced voltages. From the top: Input signals; delayed signals;
positive-sequence signals and negative-sequence signals.
Alternative methods
The DSC method is based on delaying the input signals, i.e. a phase shift of 90.
Some alternative solutions are suggested, based on the fact that sin (!t) and cos (!t) are
90 phase shifted. In [59] a differentiation is performed on the input signals, thereby phase
shifting them 90. Equation (12.11) explains how this might be obtained.
v;del (!t) =   1!c ddt (v (!t))
v;del (!t) =   1!c ddt (v (!t))
(12.11)
The scaling factor of 1!c is used in order to align the amplitude of the differentiations to the
input signals. Thus, the method assumes that the system frequency is constant. A benet
of this method is that it is fast and simple and does not require a lot of calculations. A
major drawback, however, is that the differentiation of the input signals would augment
voltage harmonic components, rather than ltering them out.
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12.5 Adaptive Signal Cancellation
As long as the grid frequency is constant, the multi-variable band-pass lter proposed in
[49] will lter the input signals properly. If the frequency deviates signicantly, however,
the lter tuned at the centre frequency !c would both attenuate and phase shift the ltered
signals. An alternative method is suggested in [61], based on DSC. This Adaptive Signal
Cancellation (ASC) method has very good frequency tracking properties, and the design is
robust. The circuit outputs the positive-sequence signals to the PLL. In addition, negative-
sequence signals can be used for monitoring the grid voltage conditions. The design is
realized in an FPGA, thereby obtaining very fast calculations and a compact design.
System Description
Overall system
Fig. 12.11 shows the complete system. The input voltages va, vb and vc are converted
into v and v through the Clark Transform abc/. The signal delay estimator calculates
the signals bv;del and bv;del.
The phase sequence detector performs a DSC operation and a calculation of the ampli-
tudes of the symmetric voltage components jbv1j and jbv2j. The estimated positive sequence
signals bva;1 and bv;1are put into the PLL, which returns estimated angular frequency b!
and phase angle b, plus sinb and cosb.
If the signals v and v from the Clark Transform were to be connected directly to
the PLL, the phase sequence detector would continue to estimate the symmetric voltage
components, but the ltering properties of the ASC system would not be utilized.
va vb vc
Signal
Delay
Estimator
Phase
Sequence
Detector
abc
PLL
qˆsin qˆcos
del,vˆa
del,vˆb
1,vˆa
1,vˆb 1
vˆ
2vˆ
qˆ
wˆ
ab
av
bv
Figure 12.11: Block diagram of the entire system.
The PLL is described in Chapter 11.1.
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Signal Delay Estimator
Fig. 12.12 shows the block diagram of the signal delay estimator. An important con-
dition for this circuit to function, is that the estimated reference angle b is synchronized
to the voltage signals v and v . The two control loops in the top and the bottom of the
gure amplies the sine and cosine signals of b, until they have equal amplitude to the
input signals. The transfer function of the closed loop is expressed by equation (12.12),
and it acts as a rst order low-pass lter.
H (s) =
1
 i;ASCs
1 + 1 i;ASCs
=
1
1 +  i;ASCs
(12.12)
abs X
abs
cos
-1
sin
abs X
abs
X
X
+
_
+
_
s
1
ASC,it
s
1
ASC,it
av
qˆ
bv
del,vˆa
del,vˆb
Figure 12.12: Block diagram of signal delay estimator.
If the input signals have constant amplitudes, the integrators will eventually output the
amplitudes of these signals. The feedback for the upper and lower control loop contains
estimated variables bv and bv , as expressed in equation (12.13),
bv = bV cosbbv = bV sinb (12.13)
where bV is the estimated amplitude of v and bV is the estimated amplitude of v . The
real amplitudes of v and v will be denoted V and V , respectively. Then the output
signals are expressed in equation (12.14).
bv;del = bV sinbbv;del =  bV cosb (12.14)
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As long as the PLL is synchronized and the feedback loops on Fig. 12.12 output the ampli-
tudes V and V , the output signals will be phase shifted 90 degrees to the input signals
for any utility voltage frequency. However, during step voltage changes the estimator will
need some time to follow the input signal, due to the low-pass characteristic described in
equation (12.12).
Fig. 12.13 displays different signals for the voltage component v. The upper plot
shows v, which is sinusoidal. The estimated signal bv takes some time to settle, as it is
proportional to the estimated amplitude bV. These signals are shown on the second and
the third plot. The two next plots show the absolute values of v and bv. The last plot
shows the error signal e inputted to the integrator. e is expressed as e = jvj   jbvj. The
response time depends on the integral time  i;ASC , which in this case was chosen to be
 i;ASC = 20ms. Similar signals would be generated for v. The result on Fig. 12.13 is
based on the assumption that the estimated reference angle b is equal to the real angle 
(no angle displacement error in the PLL).
av
avˆ
aVˆ
av
avˆ
e
Figure 12.13: Signals inside the Signal Delay Estimator. From the top: v, bv, bV, jvj,
jbvj and e.
The absolute value calculations are necessary in order to generate a "DC component",
even if the v and bv signals should be out of phase or even in opposite phase. In such
cases the mean value of the estimated amplitude bV will be zero, as can be seen from Fig.
12.14. The absolute value calculations act as rectiers, making sure that just the signal
amplitudes are compared, and not the polarity as well.
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av
avˆ
aVˆ
e
Figure 12.14: Signals inside the Signal Delay Estimator with the absolute value calcula-
tions removed. From the top: v, bv, bV and e.
Even if the PLL is not locked to the grid frequencies, the Signal Delay Estimator will
still approximate the signal amplitude, as can be seen from Fig. 12.15, even though there
is some 2nd harmonic ripple present. This ripple causes the slightly distorted shape of the
estimated signal bv. The gure illustrates the worst case where the PLL is leading by 90.
The same applies for the PLL lagging 90. Should the signals be in opposite phase, then
the "rectied" signals will be in phase, and the circuit would perform as on Fig. 12.13 and
give a smooth amplitude estimate after some initial disturbances.
av
avˆ
aVˆ
av
avˆ
e
Figure 12.15: Signals inside the Signal Delay Estimator with the PLL leading by 90 in
relation to the grid voltages. From the top: v, bv, bV, jvj, jbvj and e.
Another way of calculating the voltage amplitude is to determine the maximum value
inside some time interval. For sinusoidal voltages that would work ne, but if voltage
harmonics are present, this method would fail, as the peak voltage is then different from
the amplitude of the fundamental component. This is evident on Fig. 12.16, where 10%
5th harmonic voltage is present, and the lter time constant  i;ASC remains at 20ms. The
low-pass ltering properties of the Signal Delay Estimator makes the estimated voltage bv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almost sinusoidal, even though the input voltage v is distorted.
av
avˆ
aVˆ
av
avˆ
e
Figure 12.16: Signals inside the Signal Delay Estimator with 10% 5th harmonics and
 i;ASC = 20ms. From the top: v, bv, bV, jvj, jbvj and e.
The choice of the time constant  i;ASC is a trade-off between good ltering and fast
response to step voltage changes. On Fig. 12.17 there is still 10% 5th harmonic voltage
present, but time constant is reduced to  i;ASC = 5ms. There is a little bit more ripple on
the estimated amplitude V, but the estimated voltage bv is not very much affected. One
assumes that the estimated reference angle b is without disturbance and thus the slight
variation of the amplitude will play a minor role.
av
avˆ
aVˆ
av
avˆ
e
Figure 12.17: Signals inside the Signal Delay Estimator with 10% 5th harmonics and
 i;ASC = 5ms. From the top: v, bv, bV, jvj, jbvj and e.
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Fig. 12.18 shows the effect of a 20% voltage drop at t = 0:1 s. The amplitude takes
about two periods to settle, which is quite a longer delay than the fourth of a period re-
quired using the DSC method. Still, for most equipment the response of the ASC circuit
would be fast enough.
av
avˆ
aVˆ
av
avˆ
e
Figure 12.18: Signals inside the Signal Delay Estimator with  i;ASC = 5ms and a 20%
voltage drop at t = 0:1 s. From the top: v, bv, bV, jvj, jbvj and e.
Phase Sequence Detector
This part of the design utilizes a traditional DSC method and is shown in Fig. 12.19.
The mathematical description is given in equations (12.15) and (12.16).
bv;1 = 12 (v   bv;del)bv;1 = 12 (v + bv;del) (12.15)bv;2 = 12 (v + bv;del)bv;2 = 12 (v   bv;del) (12.16)
An additional circuit estimates the amplitudes of the output signals from the circuit
shown in Fig. 12.19. The amplitudes are determined by using Park transforms with differ-
ent synchronous references for the positive and the negative sequence system.
Fig. 12.20 shows the performance of the Phase Sequence Detector. The input voltages
v and v are plotted on the top. The next plot shows the estimated delayed signals bv;del
and bv;del. The two last plots shows the estimated positive-sequence voltages bv;1 andbv;1 and the negative-sequence voltages bv;2 and bv;2. Properties with subscript  is
drawn with red lines and properties with subscript  with blue lines. The time constant is
chosen to be  i;ASC = 5ms.
The input voltages are balanced. After an initial transient period the positive-sequence
signals equal the input signals and the negative-sequence signals are cancelled out.
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Figure 12.19: Block diagram of Phase Sequence Detector.
abv
del,vab
1,vab
2,vab
Figure 12.20: Input signals and estimated signals with  i;ASC = 5ms. From the top: v ,bv;del, bv;1 and bv;2.
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If the PLL is lagging or leading, the estimated signals became phase shifted and satu-
rated, as can be seen on Fig. 12.15. This will inuence the output of the Phase Sequence
Detector too, but the impact is less, since the calculations of equations (12.15) and (12.16)
act as an averaging of the input signals and the estimated delays. This will both reduce
the waveform distortion and the angle displacement. Fig. 12.21 and 12.22 illustrate the
impact of the PLL leading and lagging 90, respectively. Since the original signals v
and v and the estimated delayed signals bv;del and bv;del are not 90 phase shifted, the
negative sequence signals will not be cancelled out. Actually, for a PLL lagging 90, the
negative-sequence signals exceed the positive-sequence signals.
abv
del,vab
1,vab
2,vab
Figure 12.21: Input signals and estimated signals with  i;ASC = 5ms and the PLL leading
90. From the top: v , bv;del, bv;1 and bv;2.
abv
del,vab
1,vab
2,vab
Figure 12.22: Input signals and estimated signals with  i;ASC = 5ms and the PLL lagging
90. From the top: v , bv;del, bv;1 and bv;2.
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Fig. 12.23 shows a case where the signals v and v contain 10% 5th harmonic. The
averaging properties of the Phase Sequence Detector reduces the harmonic content of the
positive-sequence signals. The negative-sequence signals simply contain the 5th harmonic.
Finally, a 20% voltage drop was applied at t = 0:1 s. This is shown on Fig. 12.24. The
positive-sequence signals follow the input voltages after some settling time; during this
transient period the negative-sequence signals deviate from zero.
abv
del,vab
1,vab
2,vab
Figure 12.23: Input signals and estimated signals with  i;ASC = 5ms and 10% 5th har-
monic voltages. From the top: v , bv;del, bv;1 and bv;2.
abv
del,vab
1,vab
2,vab
Figure 12.24: Input signals and estimated signals with  i;ASC = 5ms and 20% voltage
drop at t = 0:1 s. From the top: v , bv;del, bv;1 and bv;2.
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Realization in FPGA
The system described in g. 1 was realized on an FPGA of type Xilinx Virtex 2. The
clock frequency is 40 MHz, and the sampling frequency of the AD converters is 200kS/s.
The FPGA board is placed in a LabView computer and is programmed by compiling Lab-
View code to VHDL code. In [48], a solution is described where additional current and
voltage controllers are included in the FPGA design.
By using an FPGA, one obtains very fast calculations and a structure with many par-
allel functions. The design is robust. FPGA cannot perform oating point calculations,
and the multiplications need logic space. Sine and cosine calculations are solved by using
look-up tables. Data is transferred between parallel functions by using FIFO registers.
The transfer function for the Signal Delay Estimator is given in equation (12.12). How-
ever, this is based on linear conditions in the feed-back loops, while Fig. 12.13 - 12.19
reveal that the error signal e is non-linear. Normally the error signal would decrease expo-
nentially for a rst order control loop. The envelope (dashed line) on Fig. 12.25 represents
a typical continuous error signal, while the solid line resembles the error signal of the
Signal Delay Estimator.
The relationship between the peak value and the average value of a rectied sinusoidal
signal x is
xaverage =
2

bx (12.17)
where xaverage is the average value of the signal and bx is the peak value. This also applies
for a decaying signal where
xaverage (t) = Xaverage  e  tT = 2

 bX  e  tT (12.18)
where Xaverage and bX are the initial values of the average and peak signal, respectively.
The ratio between the average value of the continuous line and the envelope is 2 , then.
Figure 12.25: Non-linear error signal e (red line) with an exponentially decaying envelope
(blue line).
Since the average value of the error signal is reduced, the control loop takes corre-
spondingly longer time to settle. The relationship between the time constant  i;ASC and
the effective time constant  i;ASC 0 is given in equation (12.19):
 i;ASC
0 =

2
 i;ASC (12.19)
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Modelling the ASC algorithm in frequency domain
Substituting equationc (12.13) and (12.14) into equations (12.15) and (12.16) yields
equations (12.20) and (12.21):
bv;1 = 12 V cos  + bV cosbbv;1 = 12 V sin  + bV sinb (12.20)
bv;2 = 12 V cos    bV cosbbv;2 = 12 V sin    bV sinb (12.21)
According to equation (11.2), the synchronous reference reactive voltage component will
be equation (12.22):
vq = v;1 sinb   v;1 cosb
= 12

V sinb cos  + bV sinb cosb  12 V sin  cosb + bV sinb cosb (12.22)
As can be seen from Fig. 11.3, this voltage component equals the error signal e, which
can be written as equation (12.23):
e =  vq =  1
2

V sinb cos    V sin  cosb + 1
2
bV   bV sin 2b (12.23)
The estimated voltage amplitudes bV and bV will need some response time according to
equation (12.19). Thus, the dynamic expression of these variables will be equation (12.24):
bV = 1 0i;ASCs+1VbV = 1 0i;ASCs+1V (12.24)
Substituting equation (12.24) into equation (12.23) gives equation (12.25):
e =  vq =   12
h
V sinb cos    V sin  cosb + 12 (V   V) 1 0i;ASCs+1 sin 2bi
=   12
h
V sinb cos    V sin  cosb + 12 (V   V) 1 0i;ASCs+1 sin 2bi
(12.25)
This expression can be simplied, as shown in equation (12.26). The calculations are
presented in Appendix A.
e =
1
4
"
(V + V) sin(   b)
+ (V   V) (sin( + b)  1 0i;ASCs+1 sin 2b)
#
(12.26)
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A block diagram of the complete PLL, including the non-linear elements of equation
(12.26), are shown on Fig. 12.26. There are three non-linear branches on the left side of
the gure. The upper one is the common one. It has negative feedback and can easily
be linearized around an equilibrium point for b  . The middle branch has a positive
feedback, and the lower one is not at all affected by the reference signal.
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Figure 12.26: Block diagram of PLL with an ASC circuit.
If the grid voltages are symmetrical, then V = V = V , and equation (12.26) will be
simplied to equation (12.27):
e =
V
2
sin

   b (12.27)
If the voltages are unbalanced, meaning that V 6= V , equation (12.26) still will be sim-
plied to equation (12.27), assumed that the PLL locks properly. For b  , the expression
sin

 + b can be written as sin 2b, and then the last part of equation (12.26) cancels out
after some initial transient period.
By rearranging Figure 12.26, the block diagram appears as depicted on Fig. 12.27,
separated into a linear System 1 and a non-linear System 2. A Maclaurin expansion of 5th
order is made on the rst part of equation (12.26), as expressed in equation (12.28):
(V+V)
4 sin

   b  (V+V)4    b
+
(V+V)
4

  ( b)33! + ( b)
5
5!  
( b)7
7! +
( b)9
9!
 (12.28)
The linear element (V+V)4

   b is included in System 1, while the rest of the Maclau-
rin expansion is put into System 2. Thus, all non-linear elements are collected in one
common block.
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As earlier mentioned, for balanced voltages and a locked PLL, System 2 cancels out,
but in order to investigate stability limits during voltage asymmetry and other disturbances,
a more thorough analysis is needed. One criterion for stability is the Small Gain Theorem
[62].
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Figure 12.27: Block diagram of the PLL arranged into a linear system (System 1) and a
non-linear system (System 2).
Theorem 1 Consider two stable systems S1 and S2 in a feedback loop according to Fig.
12.28. The closed loop system, thus dened with r1, r2 as inputs and e1, e2, y1 y2 as
outputs is input-output stable if the product of the gains is less than 1:
kS2k  kS1k < 1 (12.29)
S1
S2
r1
r2
e1
e2y2
y1S
S
Figure 12.28: A closed loop system.
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Table 12.4: Comparison between exact calulation and Maclaurin expansion
   b sin   b Maclaurin expansion
  0  0:0069
 2  1  1:0
0 0 0

2 1 1:0
 0 0:0069
It is evident that the maximum gain of System 1 is as stated in equation (12.30)
kS1k = k (12.30)
For the non-linear system, System 2, determining the system gain is more laborious. Three
branches contribute to this gain.
The Maclaurin expansion in equation (12.28) is quite accurate for input signals in the
range from   to . Table 12.4 compares exact values and approximated values using
the Maclaurin expansion. The small signal will be conned to  in the further analysis,
since this will cover a complete revolution of the reference angle.
The part of the expansion contained in System 2 can be dened as equation (12.31):
e1 =
(V+V)
4

  ( b)33! + ( b)
5
5!  
( b)7
7! +
( b)9
9!

=
(V+V)
4

sin

   b     b (12.31)
This element will reach its maximum for   b =  . Thene1 = (V+V)4 . Similarly,
e1 =   (V+V)4  for    b = . To obtain maximum gain from this branch of System
2, it is thus assumed that b =    .
The second and the third branch of the system both contain trigonometric elements.
These two branches can be combined in a signal called e2, given in equation (12.32):
e2 =
(V   V)
4
h
sin

 + b  sin2bi (12.32)
The second branch contains the expression sin

 + b, which in this particular case will
be sin (2   ). The gain of the third branch has a dynamic element, which will increase
exponentially from zero to 1. One therefore assumes that this particular dynamic element
has reached its nal value, and the third element can be written as V V4 sin

2b. Forb =     it can be expressed as V V4 sin (2   2). For maximum gain e2 will
become equation (12.33):
e2;max =
(V V)
4 [sin (2   )  sin (2   2)]
=   (V V)2 sin 2
(12.33)
By differentiating this expression, the reference angle giving maximum gain can be deter-
mined, as shown in equation (12.34):
de2;max
dt
=   (V   V)
2
cos 2 = 0 (12.34)
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The angle  = 4 will thus give a maximum gain of e2. Substituting the angle into
equation (12.33) yields equation (12.35):
e2;max =   (V   V)
4
h
sin

2
  

  sin

2
  2
i
=
(V   V)
2
(12.35)
This gain will also depend on the voltage asymmetry V V with a maximum for V = 0.
The amplitude of the phase voltages will have a nominal value of
q
2
3 of the rms line
voltage of the grid. According to [7] the grid voltage should never exceed 120% of nominal
voltage. With a nominal line voltage of 230V, the voltage amplitude is chosen to be
V = 225. The total gain of System 2 will then be expressed by equation (12.36)
kS2k = (V + V) 
4
+ (V   V) 1
2
(12.36)
For V = 0 this will be simplied to:
kS2k = V


4
+
1
2

(12.37)
Applied on the Small Signal Theorem this leads to equation (12.38):
k  V


4
+
1
2

< 1 (12.38)
implying that for k < 0:00346 the system is stable. However, this is a conservative crite-
rion, meaning that the system could still be stable even if the Small Signal Theorem is not
fullled.
As described in Chapter 11.1, the linear part of the PLL will increase b!, since the
average value of the error signal e will be positive. The reason is that the positive half
cycle of the error signal will have a longer duration than the negative. This component of
the error signal will be denoted as e1. Fig. 12.26 shows also two other components of the
error signal: e2 =
V V
4 sin

 + b and e3 = V V4( 0i;ASCs+1) sin2b.
The signal component e2 will give a slight negative contribution to the PLL. During
the negative half cycle of e2 the estimated angle velocity b! will be more or less reduced;
as can be seen from Fig. 12.29, depending on the parameters of the PI controller. This
will reduce the slope of the estimated reference angle b. During the positive half cycle the
situation is opposite, thus the negative half cycle will be slightly longer than the positive.
The signal component e2 will bring the estimated angle velocity b! from some initial value
down to zero. The impact is not very signicant, since e2 also is dependent of , which
normally will have an average value of zero.
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qqˆ
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Figure 12.29: Error signal component e2 during startup. From the top: Reference angle
 (red line) and estimated angle b (blue line), error signal component e2 and estimated
angular velocity b!.
The signal component e3 will also reduce the estimated angle velocity b!, as can be
seen from Fig. 12.30. Since e2 is independent of , it will give a considerably larger
contribution to the frequency reduction than e2.
q
q qˆ
3e
wˆ
Figure 12.30: Error signal component e3 during startup. From the top: Reference angle
 (red line) and estimated angle b (blue line), error signal component e3 and estimated
angular velocity b!.
In other words, the signal component e1 tries to increase the estimated frequency fol-
lowing some path b!1, while the components e2 and e3 try to decrease the frequency along
the paths b!2 and b!3, respectively. This is shown on Fig. 12.31.
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2ˆw
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Figure 12.31: Frequency change for different error signal components.
Fig. 12.31 also reveals that b!1 dominates for higher frequencies, while b!2 and b!3
dominate for lower frequencies. Thus there exists some lower boundary frequency b!lim
for the initial value of the estimated frequency b!. If the initial value goes beyond this
limit, the PLL will slow down until b! becomes zero. If, however, the initial value is above
this limit, the PLL will speed up until it locks at grid frequency. The boundary frequencyb!lim is dependent on the voltage components V and V ; the controller parameters k
and  i;PLL, plus the time constant  i;ASC . Due to its complexity, it is not possible to
reach an analytical solution for this limit. However, empirical data are collected in Tables
12.5 - 12.8, showing the relationship between the boundary frequency b!lim and the above
mentioned parameters.
Table 12.5 shows that the PLL will always lock if the voltages are symmetrical. If
however, there is some asymmetry at start-up time, the estimated frequency b! needs to
have an initial value depending on the degree of asymmetry.
Table 12.5: Boundary frequency b!lim for different asymmetic voltages
V [ V] V [ V] b!lim [ rad= s]
186 186 0
93 186 37
186 93 49
0 186 198
186 0 193
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Table 12.6 reveals that an increasing value of the controller gain k provides a higher
initial value of b!. The reason is that the faster response of the controller makes b! vary
over a wider range and then the average value of e2 and e3 will uctuate more from zero.
Table 12.6: Boundary frequency b!lim for different values of proportional gain
V [ V] V [ V] k b!lim [ rad= s]
186 93 0:075 42
186 93 0:15 49
186 93 0:3 63
186 0 0:075 189
186 0 0:15 193
186 0 0:3 204
Changing the time constant of the controller has a similar effect, as can be seen from
Table 12.7, for the same reason: a fast response allows b! to vary over a wider range; a
short time constant requires a higher initial value of b!:
Table 12.7: Boundary frequency b!lim for different values of PLL time constant
V [ V] V [ V]  i;PLL b!lim [ rad= s]
186 93 0:002 72
186 93 0:005 49
186 93 0:015 39
186 0 0:002 211
186 0 0:005 193
186 0 0:015 186
According to Fig. 12.27, the time constant  i;ASC of the Signal Delay Estimator
should not inuence the frequency range vsignicantly. Table 12.8 conrms this assump-
tion, but there is still some relationship between the time constant and the boundary fre-
quency b!lim. The explanation is that a slow response of the Signal Delay Estimator reduces
the impact of e3, thereby allowing the PLL to lock for slightly lower initial frequencies.
Table 12.8: Boundary frequency b!lim for different values of ASC time constant
V [ V] V [ V]  i;ASC b!lim [ rad= s]
186 93 0:001 51
186 93 0:005 49
186 93 0:025 41
186 0 0:001 194
186 0 0:005 193
186 0 0:025 191
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Tables 12.5 - 12.8 are made in order to determine the performance limits for the circuit.
During normal operation, however, there will not be an option to connect the DPGS to the
grid, since a pronounced asymmetry is a severe fault situation. Moreover, the initial value
of b! should be b!c = 100, which is far above b!lim in any case. In other words, by addingb!c to the output of the controller, the PLL will always lock. As long as the PLL remains
locked and keeps on tracking the real reference angle , equation (12.26) will be simplied
to equation (12.27):
e =
1
4
(V + V) sin

   b (12.39)
By linearizing the transfer function for the PLL around    b = 0, the following transfer
function for the closed loop is obtained:
HPLL (s) =
k
V+V
4
 i;PLLs+1
 i;PLLs
1
s
1 + k
V+V
4
 i;PLLs+1
 i;PLLs
1
s
=
k
(V+V)
4 s+ k
(V+V)
4 i;PLL
s2 + k
(V+V)
4 s+ k
(V+V)
4 i;PLL
(12.40)
For symmetrical conditions V = V = Vm. Then equation (12.40) can be further simpli-
ed:
HPLL (s) =
Vmk
2 s+
Vmk
2 i;PLL
s2 + Vmk2 s+
Vmk
2 i;PLL
=
2!ns+ !n
2
s2 + 2!ns+ !n 2
(12.41)
where !n =
q
Vmk
2 i;PLL
and  =
q
 i;PLLVmk
8 .
Equation (12.42) expresses the command to tracking error transfer function of the PLL:
NPLL (s) =
1
1 +
Vmk( i;PLLs+1)
2 i;PLLs2
=
s2
s2 + Vmk2 s+
Vmk
2 i;PLL
(12.42)
System Stability
Table 12.9 shows the chosen parameter values for the controllers. These values give
an angular frequency !n = 13:3 rad= s and a damping  = 0:067.
Table 12.9: Control parameters
Vm 230
k 0:0154
 i;PLL 0:01
 i;ASC 0:005
The cutoff frequency for the PLL is chosen to be about 2:1 Hz, which should give
sufcient response for common frequency variations on the grid. The tuning of the PLL
is a trade-off between proper ltering and sufcient damping. The ASC circuit is tuned to
give a fast response. Fig. 12.32 shows the Bode diagram of the PLL, using the parameter
values shown in Table 12.9. Typical frequency grid deviations caused by rotor oscillations
will be quite slow. It can be seen from Fig. 12.32 that rotor oscillations with a frequency
of 1:0Hz will be dampened by  45dB, equivalent to 0:56%.
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Figure 12.32: Bode diagram of the PLL.
Simulation Results
A major voltage drop could be critical to the equipment. A voltage drop exceeding
50% of nominal voltage should be cleared in 160ms, according to [7]. The same applies
to a voltage swell exceeding 120% of nominal voltage.
Some typical faults causing asymmetry are described in [63]. One of them is a single-
line-to-ground fault (slg), where the phase voltage of one phase drops as a result of a
ground fault. A line-to-line fault (ll) causes the phase voltage angles to move closer to
each other, and the voltage drops in the power lines create a voltage drop in the affected
phases. A line-to-line-to-ground fault (llg) causes a voltage drop in the affected phases.
These arcing faults are shown in Fig. 12.33.
(a) (b) (c)
Figure 12.33: Asymmetry caused by arcing faults: (a) single-line-to-ground fault; (b) line-
to-line fault; (c) line-to-line-to-ground fault.
Generators with a weak connection to the utility grid may show considerable rotor
oscillation as a response to a disturbance, with a uctuating frequency as a result. This can
be the case in distribution networks with a combination of wind power and hydro power.
A sudden gust of wind can cause rotor oscillation in hydro power generators close to the
wind farm. Voltage harmonics may also reduce the performance of distribution generation
equipment. The total harmonic distortion (THD) should be less than 8%, according to
[64]. Simulations were done in Matlab/Simulink.
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Voltage Sag and Swell
Fig. 12.34 shows simulation results of the above mentioned voltage disturbances. The
low-pass characteristic of the signal delay estimator is the source of the apparent negative
sequence signals immediately after the step changes. In Fig. 12.34a and b it takes just
5ms for the positive sequence signal to cross the thresholds of 80% and 110% of nominal
voltage, respectively.
a) b)
Positive sequence
Negative sequence
Positive sequence
Negative sequence
Figure 12.34: Grid voltage step changes: (a) Voltage sag to 40% of nominal value; (b)
Voltage swell to 130% of nominal value. The dash-dot line indicates 110% of nominal
voltage.
93
Voltage Asymmetry
In this case, the phase voltages of phase b and c are reduced to 75% of nominal voltage
and the voltages are phase shifted 30 towards each other. The fault occurs at 5:0 s and
lasts for 0:5 s.
Fig. 12.35 shows the performance of the circuit during these conditions. The phase
voltage plot reveals that the voltage is suddenly phase shifted and decreased. The positive
and negative sequence signals behave as expected.
Positive sequence
Negative sequence
Figure 12.35: Line-to-line fault. From the top: Phase voltage vb; phase error; positive
(solid) and negative (dashed) sequence voltage.
Frequency Variation
The time variant angular frequency is dened in equation (12.43):
! (t) = 100 + 5e 0:2t sin (2t) (12.43)
where ! (t) is the time variant angular frequency of the grid.
A comparison is made between the suggested design and the PLL proposed in [49].
Symmetrical voltages with nominal values are supplied for 10 s, and the frequency changes
as expressed in equation (12.43). Performance of estimated angle frequency and voltage
reference angle are to be analyzed.
Fig. 12.36 shows the performance of the two different solutions. Since the multi vari-
able lter is tuned at 50Hz, frequency deviations will cause signicant phase displacement
to occur. During normal operation (49:9 50:1Hz) this will not be a big problem, but Fig.
12.36 reveals that any deviation from 50:0Hz will cause some phase displacement. The
solution proposed in this paper, on the other hand, is very nearly unaffected, since the
ltering properties of the PLL is frequency independent.
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Figure 12.36: Frequency variation. From the top: Phase error: PLL with ASC (solid), PLL
with multi variable lter (dashed); Frequency: Grid frequency (solid), estimated frequency
from PLL with DSC (dashed) and estimated frequency from PLL with multi variable lter
(dashed-dotted).
Voltage Harmonics
In this case, the simulation starts with pure sinusoidal symmetrical voltages, and har-
monics are introduced at 5:0 s and remain for the rest of the simulation. The distorted
voltages contain 10% 5th harmonics and 5% 7th harmonics, and this is done in order to
go beyond the limits described in [8]. Fig. 12.37 shows that the PLL is inuenced by the
voltage distortions, and the cyclic deviation is less than one degree, with a period of 10ms.
Total THD for sinb and cosb is 0:8% and 0:68%, respectively, during the period of distor-
tion. The negative sequence signal has a mean value of about 12V with a 100Hz ripple.
The positive sequence signal increases a bit, and also has, for this signal, a 100Hz ripple.
A circuit for identifying the harmonic content is not included, but it is feasible, provided
the harmonics are present in the unltered positive and negative sequence signals.
Figure 12.37: Voltage harmonics. From the top: Phase voltage va; phase error; positive
(solid) and negative (dashed) sequence voltage.
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Experimental Setup
Fig. 12.38 shows the block diagram of the experimental setup,and Fig. 12.39 is a pic-
ture of the laboratory setup. A voltage reference generator creates reference voltages with
user-dened disturbances. These reference values are reproduced by a DC/AC converter
with output lter, with the switching frequency at 10 kHz. The lter is an LC-lter with a
cutoff-frequency of 1 kHz. The step up transformer is needed to bring the output voltage
closer to the nominal voltage of the PLL with the ADC circuit. The transformer is Yy0
connected.
Voltage
Reference
Generator
PWM
Controller
DC
L,R
Load
DC
AC
C Step Up
Transformer
S1,S2,S3
DSpace, Simulink
PLL with
ASC
2
1
V2
1
phase
+
vrefd
Figure 12.38: Block diagram of the experimental setup.
Figure 12.39: Photo of the experimental setup. To the left is the computer with the refer-
ence generator and the PWM. The LC-lter is placed on the table close to the computer,
and the DC source is partly hidden by an oscilloscope. The step up transformer is placed
on the left part of the table, and the load resistance is placed on the oor below the table.
The rack contains measurement equipment and a power converter, and a computer with
the FPGA board included is placed on the top of the rack.
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Voltage Sag and Swell
Fig. 12.40a and b shows experimental results for voltage sag and swell, respectively.
The plots display the positive and the negative sequence signals from the ASC circuit.
The response is quite fast and two small peaks in the negative sequence signals occur
immediately after the step changes, as expected.
a) b)
Figure 12.40: (a) Voltage sag to 80% of nominal value. (b) Voltage swell to 120% of
nominal value. Solid line: positive sequence component. Dashed line: negative sequence
component.
Voltage Asymmetry and frequency variation
Fig. 12.41 shows the plot of a line-to-line fault. During the fault, the voltages of
phase b and c are reduced by 35% and shifted 30. This severe asymmetry can be readily
detected by the signal changes in Figure 12.41.
Figure 12.41: Line-to-line fault. 35% sag in phase b and c and a 30 degreees phase shift.
Solid line: positive sequence component. Dashed line: negative sequence component.
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Fig. 12.42 shows a frequency variation with a maximum overshoot of 3Hz. The esti-
mated frequency tracks the real frequency during the entire frequency disturbance. Some
noise peaks appear on the signal, but the effect on the PLL would be negligible, according
to equation (11.14). For control and protection purposes this noise can be ltered out, if
necessary.
Figure 12.42: Frequency variation. Solid line: reference frequency. Dashed line: esti-
mated frequency.
Finally, phase a was disconnected, and Fig. 12.43 a and b show the performance of
the PLL without the ASC circuit and with the ASC circuit, respectively. The ltering
properties of the ASC improve the performance signicantly, as can be seen from the
plots.
a) b)
Figure 12.43: a) Reference angle b without ASC. b) Reference angle b with ASC.
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Conclusion
The proposed solution for improving the performance of a synchronizing circuit takes
advantage of DSC for calculating the symmetrical components of the three-phase voltages,
by using an adaptive method called ASC. The proposed solution is frequency independent
and provides signals for protection purposes by estimating instantaneous frequency and
voltage values. Simulations and experimental results validate the performance and robust-
ness of the design. The proposed design is signicantly better than classical solutions for
DPGS with weak grid connection.
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13 Application in a power system
This chapter focuses on applying an adaptive synchronizing circuit in a power system.
Four subjects need to be considered: Synchronization, fault detection, connection/disconnection,
and power management.
Synchronizing
As described in Chapter 7.1, there is a need for synchronizing during normal operation.
In addition, as mentioned in Chapter 8.1, the system should have sufcient ride-through
capability, which means that during momentary faults, the synchronization circuit should
be operational. Even during stand-alone operation, which may be caused by some severe
and permanent fault, there is a need for synchronizing. Otherwise it would be impossible
to perform a safe reconnection to the grid after the grid restoration. The PLL with ASC
described in Chapter 12.5 can handle both short-lived and permanent voltage disturbances.
Initially it is sensitive to voltage disturbances, but as soon as the PLL locks, it is very
robust.
Fault detection
In order to decide whether to open or close the circuit breaker at PCC, information
about the grid voltage conditions must be provided. The PLL with ASC gives information
about voltage sags and swells, voltage asymmetry and frequency deviations. Information
about voltage harmonics is inherent in the control signals, but must be further rened in
order to be fully utilized. In a DPGS some island detection system should also be applied,
as described in Chapter 8.2.
Connection and disconnection
An overhead protection circuit should be added to the synchronization and fault de-
tecting circuit for the purpose of connecting and disconnecting DPGS at PCC according
to present standards and grid codes. A circuit breaker must be placed at PCC, in order
to disconnect the DPGS, if necessary. This circuit breaker must be fast enough to protect
equipment from damage and to de-energize the EPS within xed time limits.
Power management
This overhead circuit should also have functionality for power owmanagement through
PCC and also between the internal components of the DPGS. Different power ow strate-
gies could be evaluated; constant active power ow, reactive power injection, frequency
and/or voltage control by means of droop characteristics etc.
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14 Concluding Remarks and Suggestions for FurtherWork
In a DPGS, the voltage conditions at PCC need to be supervised in order to determine
when or if to open or close the circuit breaker between the main grid and the DPGS. It
would be wise to place a power converter at PCC, thereby enabling a proper control of the
power ow between the DPGS and the grid. A synchronizing circuit is needed, in order
to synchronize the converter to the grid. It would be benecial if this circuit also could
generate additional control signals for circuit breaker operation at PCC.
This thesis presents alternative designs for synchronizing a power converter to the grid
voltages. The synchronizing circuit is based on a PLL. The simplest designs behave well
during normal voltage conditions, but will not run properly if certain voltage disturbances
occurs. More complex PLL designs with time consuming calculations are to be utilized
in order to lter out the disturbances. One way of implementing the design is to create
program code running on a fast processor. Another approach is to use an FPGA with
multiple structures, thereby obtaining a very fast and reliable system. The FPGA cannot
handle oating point calculations. The work described in this thesis is based on different
FPGA designs.
The simplest one is a classical PLL in combination with a zero voltage detection cir-
cuit. The main benet of the design is its simplicity, and the main disadvantage is that
no grid voltage information is available between the zero crossings. Another PLL design
is based on a grid voltage vector calculations and transforms. The design is more com-
plex and contains time consuming calculations. On the other hand, the gird voltages are
continuously supervised.
The above mentioned design operates well as long as the grid voltages are balanced
and sinusoidal. If, however, voltage harmonics or asymmetry occur, the circuit will not
perform well. An additional multi-variable lter was applied on the FPGA design, in
order to lter out the disturbances. Experimental tests gave successful results.
The above mentioned multi-variable lter is tuned at a center frequency correspond-
ing to the nominal grid frequency. Normally, the grid frequency will remain practically
constant, but, if for some reason, a frequency deviation should take place, the tuned lter
will naturally cause a considerable angle displacement of the output signal. An alternative
lter design is proposed by the author. The method is based on the DSC method, but in-
stead of delaying the input signals the fourth of a grid voltage period, phase shifted signals
are generated, using adaptive measures. This ASC method lters out voltage disturbances,
and it runs well even during frequency deviations.
The main purpose of the synchronizing circuit is to provide the current control sys-
tem of the power converter with an estimated voltage reference angle. In addition, the
ASC outputs estimated grid frequency, as well as the magnitudes of the symmetric voltage
components. These signals can be used in an overhead structure, both providing power
management and protection. If the signals from the ASC exceed certain limits, the circuit
breaker at PCC would disconnect the DPGS from the grid.
The ASC should be tested together with a power system, in order to verify that the
circuit is robust and shows good performance when also integrated into the entire system.
During these test procedures, different kinds of voltage disturbances should be generated.
In a complete DPGS, an overhead protection and power management system is to be
built. Some kind of island detection strategy ought to be implemented in the system.
A micro grid with a common internal bus and some energy sources, connected to the
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grid at PCC, should be implemented and tested. If the DPGS is expected to run separately
during grid disconnection, the inverters should be equipped with proper output lters.
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A Trigonometric calculations
In equation (12.25) the error signal e is dened as
e =  1
2
"
V sinb cos    V sin  cosb + 1
2
(V   V) 1
 0i;ASCs+ 1
sin 2b# (A.1)
According to [?], sin cos can be written as
sin cos =
1
2
[sin (+ ) + sin (  )] (A.2)
and cos sin can be written as
cos sin =
1
2
[sin (+ )  sin (  )] (A.3)
Applying this on equation (A.1), the two rst links inside the bracket can be written as
V cos  sinb = V2 hsin + b  sin   bi
V sin  cosb = V2 hsin + b+ sin   bi (A.4)
Substituting v(A.4) into equation (A.1) yields
e = 14
24  V sin + b+ V sin   b+ V sin + b+ V sin   b
+(V   V) 1 0i;ASCs+1 sin 2b
35
= 14
24 (V + V) sin   b+ (V   V) sin + b
+(V   V) 1 0i;ASCs+1 sin 2b
35
(A.5)
which can be further simplied:
e =
1
4
"
(V + V) sin

   b+ (V   V) sin + b  1
 0i;ASCs+ 1
sin 2b!#
(A.6)
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